|
[01]Altera corp.URL : http://www.altera.com [02]F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Application-Specific Heterogeneous Multiprocessor Synthesis Using Extensible Processors," IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 9, SEPTEMBER 2006. [03]S. L. Shee, S. Parameswaran, "Design Methodology for Pipelined Heterogeneous Multiprocessor System," DAC’07, June 4–8, 2007. [04]K. Vivekanandarajah, S. K. Pilakkat, "Task Mapping in Heterogeneous MPSoCs for System Level Design," 13th IEEE International Conference on Engineering of Complex Computer Systems. [05]A. Tumeo, C. Pilato, F. Ferrandi, D. Sciuto, P. L. Lanzi, "Ant Colony Optimization for Mapping and Scheduling in Heterogeneous Multiprocessor Systems," Embedded Computer Systems: Architectures, Modeling, and Simulation, 2008. SAMOS 2008. International Conference. [06]GNU Compiler Collection, URL : http://gcc.gnu.org/ [07]B. R. Rau, "Iterative Modulo Scheduling: An Algorithm For Software Pipelining," Proceedings of the 27th annual international symposium on Microarchitecture, 1994. [08]M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. IEEE 4th Ann. Workshop Workload Characterization, 2001, pp. 3–14. [09]Wakabayashi M, Inoue K, Amano H, "ISIS: Multiprocessor simulator library." Proc 16th IASTED Int Conf on Applied Informatics (AI''99), p198-200.
|