[1] Timothy R. Oldham, Mohammed Suhail, Peter Kuhn, Erwin Prinz, Hak S. Kim, and Kenneth A. LaBel, “Effects of Heavy Ion Exposure on Nanocrystal Nonvolatile Memory”, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 52, NO. 6, pp.2366-2371 DECEMBER (2005).
[2] 楊宗元, “高介電材料及奈米微晶粒捕陷層在快閃記憶體之研究”, 國立交通大學電子研究所碩士班, 中華民國95年6月.[3] D. Kahng and S. M. Sze, “A floating gate and its application to memory devices”, Bell Syst. Tech, J., 46, 1288 (1967).
[4] Chih-Yuan Lu, Tao-Cheng Lu, and Rich Liu, “NON-VOLATILE MEMORY TECHNOLOGY - TODAY AND TOMORROW”, IEEE,
Proceedings of 13th IPFA, Singapore , pp. 18-23 (2006).
[5] Jan De Blauwe, “Nanocrystal Nonvolatile Memory Devices”, IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 1, NO. 1, pp.72-77 MARCH (2002).
[6] Mori, E. Sakagami, H. Araki, Y. Kaneko, K. Narita, Y.Ohshima, N. Arai and K. Yoshikawa, “ONO Inter-poly Dielectric Scaling for Nonvolatile Memory Applications”, IEEE Transactions on Electron Device, Vol.38 NO.2, FEB (1991).
[7] Jiankang Bu and Marvin H. White, “Electrical characterization of ONO triple dielectric in SONOS nonvolatile memory devices ”, Solid-State Electronics 45, pp. 47-51 (2001).
[8] PAOLO PAVAN, ROBERTO BEZ, PIERO OLIVO AND ENRICO
ZANONI, “Flash Memory Cells-An Overview”, PROCEEDING
OF THE IEEE, VOL. 85, NO. 8, pp. 1248-1271 AUGUST (1997).
[9] T. Sugizaki, M. Kohayashi, M. Ishidao, H. Minakata, M. Yamaguchi, Y. Tamura, Y. Sugiyama, T. Nakanishi, and H. Tanaka, “Novel Multi-bit SONOS Type Flash Memory Using a High-k Charge Trapping Layer”, Symposium on VLSl Technology Digest of Technical Papers, pp. 27-28 (2003).
[10] Y. N. Tan, W. K. Chim,z B. J. Cho, and W. K. Choi, “A
MONOS-Type Flash Memory Using a High-k HfAlO Charge
Trapping Layer”, Electrochemical and Solid-State Letters, 7 (9) , pp. G198-G200 (2004).
[11] Yan-Ny Tan, Wai-Kin Chim, Byung Jin Cho, and Wee-Kiong Choi, “Over-Erase Phenomenon in SONOS-Type Flash Memory and its Minimization Using a Hafnium Oxide Charge Storage Layer”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 7, pp. 1143-1147 JULY (2004).
[12] Yan Ny Tan, Wai Kin Chim, Wee Kiong Choi, Moon Sig Joo, and Byung Jin Cho, “Hafnium Aluminum Oxide as Charge Storage andBlocking-Oxide Layers in SONOS-Type Nonvolatile Memory for High-Speed Operation”, IEEE TRANSACTIONS ON
ELECTRON DEVICES, VOL. 53 NO. 4 , pp. 654-662 APRIL
(2006).
[13] S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D.Buchanan, “Volatile and non-volatile memories in silicon with nano-crystal storage,” in IEDM Tech. Dig., pp. 521-524 (1995).
[14] S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, “A silicon nanocrystals based memory”, Appl. Phys. Lett., vol. 68, p. 1377 (1996).
[15] R. Muralidhar et al., IEEE IEDM Tech. Dig., 601 (2003).
[16] Kwangseok Han, Ilgweon Kim, and Hyungcheol Shin,
“Programming characteristics of p-channel Si nano-crystal
memory” ,IEEE Electron Device Lett. vol. 21, pp. 313–315 June (2000).
[17] Hussein I. Hanafi, Sandip Tiwari and Imran Khan, “Fast and long retention-time nano-crystal memory”, IEEE Trans. Electron Devices, vol. 43, pp. 1553–1558 Sept. (1996).
[18] Ya-Chin King, Tsu-Jae King, and Chenming Hu, “A Long-Refresh Dynamic/Quasi-Nonvolatile Memory Device with 2-nm Tunneling Oxide”, IEEE ELECTRON DEVICE LETTERS, VOL. 20, NO. 8,pp. 409-411 AUGUST (1999).
[19] Ya-Chin King, Tsu-Jae King and Chenming Hu,“Charge-Trap Memory Device Fabricated by Oxidation of Si1-xGex”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 4,
pp. 696-700 APRIL (2001).
[20] J. De Blauwe, M. Ostraat, M. L. Green, G. Weber, T. Sorsch, A. Kerber, F. Klemens, R. Cirelli, E. Ferry, J. L. Grazul, F. Baumann, Y. Kim, W. Mansfield, J. Bude, J. T. C. Lee, S. J. Hillenius, R. C. Flagan, and H. A. Atwater, “A novel, aerosol-nanocrystal floating-gate device for non- volatile memory applications”, in IEDM Tech. Dig., pp. 683–686 (2000).
[21] Zengtao Liu, Chungho Lee, Venkat Narayanan, Gen Pei, and Edwin Chihchuan Kan, “Metal Nanocrystal Memories—Part I: DeviceDesign and Fabrication”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 9, pp. 1606-1613
SEPTEMBER (2002).
[22] Chungho Lee, Anirudh Gorur-Seetharam and Edwin C. Kan,
“Operational and Reliability Comparison of Discrete-Storage Nonvolatile Memories: Advantages of Single- and Double-Layer Metal Nanocrystals”, in IEDM Tech, pp. 557-560 (2003).
[23] M. Kanoun, and A. Souifi, T. Baron and F. Mazen, “Electrical study of Ge-nanocrystal-based metal-oxide-semiconductor structures for p-type nonvolatile memory applications”, APPLIED PHYSICS LETTERS VOLUME 84, NUMBER 25, pp. 5079-5081 (21) JUNE (2004).
[24] J. H. Stathis and D. J. DiMaria, “Reliability Projection for Ultra-Thin Oxides at Low Voltage”, IEEE International Electron Devices Meeting (IEDM ''98), San Francisco, pp. 167 (1998).
[25] D. A. Buchanan, “Scaling the gate Dielectric : Materials, Integration, and Reliability”, IBM J. Res. Develop., vol.43, No.3, p. 245 (1999).
[26] N. Yang, W. K. Henson, and J. J. Wortman, “Analysis of Tunneling Currents and Reliability of MOSFET’s with Sub-2 nm Gate Oxides”, IEEE International Electron Devices Meeting (IEDM ''99), Washington D.C., p. 453 (1999).
[27] B. H. Lee, L. kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. C. Lee, “Ultrathin Hafnium Oxide with Low Leakage and Excellent Reliability for Alternative Gate Dielectric Application”, IEEE International Electron Devices Meeting (IEDM ''99), Washington D.C., p. 133 (1999).
[28] W. Qi, R. Nich, B. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Barieilee and J. Lee, “MOSCAP and MOSFET Characteristics Using ZrO, Gate Dielectric Deposited Directly on Si”, IEEE International Electron Devices Meeting (IEDM ''99), Washington D.C., pp.145 (1999).
[29] Y. Ma, Y. Ono, L. Stecker, D. R. Evans, and S. T. Hsu, “Zirconium Oxide Based Gate Dielectrics with Equivalent Oxide Thickness of Less Than 1.0 nm and Performance of Submicron MOSFET Using a Nitride Gate Replacement Process”, IEEE International Electron
Devices Meeting (IEDM ''99), Washington D.C., p. 149 (1999).
[30] S. J. Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki , D. Roberts, and D. L. Kwong, “High Quality Ultra Thin CVD HfO2 Gate Stack with Poly-Si Gate Electrode”, IEEE International Electron Devices Meeting (IEDM ''00), San Francisco, p. 31(2000).
[31] B. H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y. Jeon, W. J. Qi, C. Kang and J. C. Lee, “Characteristics of TaN gate MOSFET with ultrathin hafnium oxide (8��-12��)”, IEEE International Electron Devices Meeting (IEDM ''00), San Francisco, p. 39 (2000).
[32] G. D. Wilk, R. M. Wallace and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations”, JOURNAL OF APPLIED PHYSICS, VOLUME 89, NUMBER 10, pp. 5243-5275 (15) MAY (2001).
[33] Stephen Hall, Octavian Buiu, Ivona Z, Mitrovic, Yi Lu and Willian M.Davey, “Review and perspective of high-k dielectrics on silicon”, JOURNAL OF TELECOMMUNICATIONS AND
INFORMATION TECHNOLOGY, pp. 33-43, (2007).
[34] K. Kukli, J. Niinisto , A. Tamm , J. Lu , M. Ritala , M. Leskela , M. Putkonen , L. Niinisto , F. Song , P. Williams and P. N. Heys, “Atomic layer deposition of ZrO2 and HfO2 on deep trenched and planar silicon”, Microelectronic Engineering 84 , pp. 2010-2013,
(2007).
[35] Hong Xiao 原著;羅正忠和張鼎張譯, “半導體製程技術導論”, 台灣培生教育出版, pp. 221-239 民國91 年.
[36] Weihua Guan, Shibing Long, Ming Liu , Qi Liu, Yuan Hu, Zhigang Li and Rui Jia, “Modeling of retention characteristics for metal and semiconductor nanocrystal memories”, Solid-State Electronics 51, pp. 806–811 (2007).
[37] Min She and Tsu-Jae King,” Impact of Crystal Size and Tunnel Dielectric on Semiconductor Nanocrystal Memory Performance” ,IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50,NO. 9, pp. 1934-1940 SEPTEMBER (2003).
[38] 汪建民, “材料分析”,中國材料科學學會.
[39] D. Y. Cho, J. M. Lee, S. J. Oh, H. Jang, J. Y. Kim, J. H. Park and A.Tanaka,“ Influence of oxygen vacancies on the electronic structure of HfO2 films”, PHYSICAL REVIEW B vol.76, 165411 Oct. (2007).
[40] T. K. Kang, C. W. Chen, C. L. Lin, and W. F. Wu, “Study of Annealing and Plasma Process on Analog Characteristics for High-k Material Capacitors”, J. Appl. Phys., (47) 5374 (2008).
[41] K. Xiong, J. Robertson and S. J. Clark, “Passivation of oxygen vacancy states in HfO2 by nitrogen”, JOURNAL OF APPLIED PHYSICS 99, 044105 (2006).
[42] Jeon-Ho Kim, Kyu-Jeong Choi and Soon-Gil Yoon, “Electrical and reliability characteristics of HfO2 gate dielectric treated in N2 and NH3 plasma atmosphere”, Applied Surface Science, pp. 313-317 242 (2005).
[43] P. W. Peacock and J. Robertson, APPLIED PHYSICS LETTERS, 83, NUMBER 10 (2003).
[44] N. J. Seong and S. G. Yoon, APPLIED PHYSICS LETTERS 87, 132903 (2005).
[45] J. L. Gavartina and A. L. Shluger, JOURNAL OF APPLIED
PHYSICS 97, 053704 (2005).
[46] J. Dufourcq, P. Mur, M.J. Gordon, S. Minoret, R. Coppard and T. Baron, “Metallic nano-crystals for flash memories”, Materials Science and Engineering C 27 , pp. 1496-1499 (2007).
[47] Gong-Ru Lin, Hao-Chung Kuo, Huang-Shen Lin and Chih-Chiang Kao, “Rapid self-assembly of Ni nanodots on Si substrate covered by a less-adhesive and heat-accumulated SiO2 layers”, APPLIED PHYSICS LETTERS 89, 073108 (2006).
[48] D. N. Kouvatsos, V. Ioannou-Sougleridis and A.G. Nassiopoulou, “Charging effects in silicon nanocrystals embedded in SiO2 films”, Materials Science and Engineering B 101, pp. 270-274 (2003).
[49] Dengtao Zhao, Yan Zhu and Jianlin Liu, “Charge storage in a metal–oxide–semiconductor capacitor containing cobalt nanocrystals”, Solid-State Electronics 50 , pp.268-271 (2006).
[50] Ch. Sargentis, K. Giannakopoulos, A. Travlos, N. Boukos and D. Tsamakis, “Simple method for the fabrication of a high dielectric constant metal-oxide-semiconductor capacitor embedded with Pt nanoparticles”, APPLIED PHYSICS LETTERS 88, 073106 (2006).
[51] J. Dufourcq, S. Bodnar, G. Gay, D. Lafond, P. Mur, G. Molas, J. P. Nieto, L. Vandroux, L. Jodin, F. Gustavo and Th. Baron, “High density platinum nanocrystals for non-volatile memory applications”, APPLIED PHYSICS LETTERS 92, 073102 (2008).
[52] H. Bachhofer, H.Reisinger, E.bertagnolli and H. von philipsborn, “Transient conduction in multidielectric silicon-oxide-nitride-oxide semiconductor structures”, JOURNAL OF APPLIED PHYSICS , VOLUME 89, NUMBER 5, 1 MARCH (2001).
[53] Marvin H. White, Dennis A. Adams, James R. Murray, Stephen Wrazien, Yijie (Sandy) Zhao1, Yu (Richard) Wang, Bilal Khan, Wayne Miller and Rajiv Mehrotra, Characterization of Scaled SONOS EEPROM Memory Devices for Space and Military Systems”, IEEE, pp. 51-58, (2004).
[54] L. Pantisano, E. Cartier, A. Kerber, R. Degraeve, M. Lorenzini, M. Rosmeulen, G. Groesenken and H. E. Maes, Tech. Dig. VLSI (2003).
[55] K. Torii, K. Shirashi, S. Miyazaki, K. Yamabe, M. Boero, T. Chikyow, K. Yamada, H. Kitajima and T. Arikado, Tech. Dig. IEDM, 129 (2004).
[56] S. Zafar, A. Kumar, E. Gusev and E. Cartier, IEEE Trans. Dev. Mater. Reliab. 5, 45 (2005).
[57] K. Xiong, J. Robertson, M.C. Gibson and S.J. Clark, Appl. Phys. Lett. 87, 183505 (2005).
[58] C. Lee, J. Choi, M. CHO, J. Park, C. S. Hwang and H. J. Kim, JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B 22,
1838 (2004).
[59] P. W. Peacock and J. Robertson, APPLIED PHYSICS LETTERS 83, p. 2025 (2003).
[60] D.M. Fleetwood, “Effects of hydrogen transport and reactions on microelectronics radiation response and reliability”, Microelectronics Reliability 42, pp.523–541 (2002).
[61] Vikkram J. Kapoor, Robert S. Bailey and Herman J. Stein, “Hydrogen-related memory traps in thin silicon nitride films”, J. Vac. Sci Technol. A, Vol. 1, No. 2, pp.600-603, Apr.-June (1983).
[62] H. k. Sii, J. F. Zhang, R. Degraeve and Groeseneken, “Relation between hydrogen and generayion of interface state precursors”, Microelectronic Engineering 48, pp. 135-138 (1999).
[63] Chang-Hee Cho, Baek-Hyun Kim, Tae-Wook Kim, Seong-Ju Park Nae-Man Park and Gun-Yong Sung, “Effect of hydrogen
passivation on charge storage in silicon quantum dots embedded in silicon nitride film”, APPLIED PHYSICS LETTERS 86, 143107 (2005).
[64] Jer Chyi Wang , De Ching Shie, Tan Fu Lei and Chung Len Lee, “Characterization of Temperature Dependence for HfO2 Gate Dielectrics Treated in NH3 Plasma”, ELECTROCHEMICAL AND SOLID STATE LETTERS, pp. F34-F36 6 (10) (2003).
[65] S. Due�狒s, H. Cast�鴨, H. Garc�朦, A. G�曠ez, L. Bail�曝, K. Kukli, J. Aarik,b M. Ritala, and M. Leskel��, “Comparative Study of Flatband Voltage Transients on High-k Dielectric-Based Metal –Insulator–Semiconductor Capacitors”, Journal of The Electrochemical Society, pp. G241-G246 155 (11) (2008).
[66] Ying Qian Wang, Wan Sik Hwang, Gang Zhang, Ganesh Samudra, Yee-Chia Yeo and Won Jong Yoo, “Electrical Characteristics of Memory Devices With a High-k HfO2 Trapping Layer and Dual SiO2/Si3N4 Tunneling Layer”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 10, OCTOBER (2007).
[67] Jiun-Yi Tseng, Cheng-Wei Cheng, Sheng-Yu Wang, Tai-Bor Wu, Kuang-Yeu Hsieh and Rich Liu, “Memory characteristics of Pt nanocrystals self-assembled from reduction of an embedded PtOx ultrathin film in metal-oxide-semiconductor structures”, APPLIED PHYSICS LETTERS, VOLUME 85, NUMBER 13 (27), pp. 2595-2597 SEPTEMBER (2004).