|
參考文獻 [1-1] S. Gauza, X. Zhu, W. Piecek, R. Dabrowski, and S. T. Wu, “Fast Switching Liquid Crystals for Color-Sequential LCDs,” J. Display Technol., Vol.3, No.3 pp.250-252, Sep. 2007. [1-2] J. S. Chen, and M. D. Ker, Senior, “New Gate-Bias Voltage-Generating Technique With Threshold-Voltage Compensation for On-Glass Analog Circuits in LTPS Process,” J. Display Technol., pp.309-314, Vol.3 No.3, Sept. 2007. [1-3] B. Atwood, T. Ishii, T. Osabe, T. Mine, F. Murai, K. Yano, “SESO Memory: A CMOS compatible high density embedded momory technology for mobile applications,” in Proc. Symp. VLSI Circuits, 2002, pp.154-155. [1-4] S. C. Chen et al., “A Novel Nanowire Channel Poly-Si TFT Functioning as Transistor and Nonvolatile SONOS Memory,” IEEE Electron Device Letter., Vol.28, No.9, pp.809-811, Sept. 2007. [1-5] 紀國鍾,鄭晃忠 編著“液晶顯示器技術手冊”台灣電子材料與元件協會 p.6-8, 2004. [1-6] K. Werner, “The flowering of flat displays,”IEEE Spectrum, Vol.34, pp.40-49,1997. [1-7] T. J. Konno, R. Sinclair, “Metal-contact induced crystallization of semiconductors”, Materials ScienceEngineering, vol. A179~180, 1994. [1-8] L. Hultman, A. Robertsson and H. T. G. Hentzell, “Crystallization of Amorphous Silicon During Thin-Film Gold Reaction”J. Appl. Phys. 62(9), pp.3647-3655, Nov. 1, 1987. [1-9] G. Radnoczi et al., “Al induced crystallization of a-Si”, Journal of Applied physics, vol.69, No. 9, pp. 6394-6299, May 1991. [2-1] M. Yazaki, S. Takenaka, and H. Ohshima, “Conduction Mechanism of Leakage Current Observed in Metal-Oxide-Semiconductor Transistor and Poly-Si Thin Film Transistors,” Jpn. J. Appl. Phys., Vol.31, pp.206-209, 1992 [2-2] J. G. Fossum, A. Oritz-Conde, H. Shichijo, and S. K. Banerjee, “Anomalous leakage current in LPCVD polysilicon MOSFET’s,” IEEE Trans. Electron Devices, Vol.32, pp.1878-1884, 1985 [2-3] K. R. Olasupo, M. K. Hatalis, “Leakage current mechanism in sub-micron polysilicon thin-film transistors,” IEEE Trans. Electron Devices, Vol.43, pp.1218-1223, 1996 [2-4] M. Lack, I. W. Wu, T. J. King, A. G. Lewis, “Analysis of leakage currents in poly-silicon thin film transistors,” in IEDM Tech. Dig., 1993, pp385-388 [2-5] M. Hack and A.G. Lewis, “Avalanche-Induced Effects in Poly silicon Thin-Film Transistors,” IEEE Electron Device Lett., Vol.12 No.5, May 1991 [2-6] A. Valletta, P. Gaucci, L. Mariucci, G. Fortunato, “Modeling velocity saturation and kink effects in p-channel polysilicon thin-film transistors,” Thin Solid Films, Vol.515, pp.7417-7421, 2005 [2-7] 陳志強 編著 “LTPS低溫複晶矽顯示器技術”全華科技圖書股份有限公司 P.3-11~3-13 2004 [2-8] D. D. Venutoa, M. J. Ohletzb, “Floating body effects model for fault simulation of fully depleted CMOS/SOI circuits,” Microelectronics Journal, Vol.34 pp.889-895, 2003 [2-9] S. Bindra, S. Haldar, R. S. Gupta, “Modeling of kink effect in polysilicon thin film transistor using charge sheet approach,” Solid-State Electronics, Vol.47, pp.645-651, 2003 [2-10] A. K. K.P., J. K. O. Sin, C. T. Nguyen, and P. K. Ko, “Kink-Free Polycrystalline Silicon Double-Gate Elevated-Channel Thin-Film Transistors,” IEEE Trans. Electron Device, Vol.45, No.12, Dec. 1998 [2-11] P. Y. Kuo, T. S. Chao, and T. F. Lei, “Suppression of the Floating-Body Effect in Poly-Si Thin-Film Transistors With Self-Aligned Schottky Barrier Source and Ohmic Body Contact Structure,” IEEE Electron Device Lett., Vol.25 No.9, Sep. 2004 [2-12] C., W. Kin, “Semiconductor device and failure analysis : using photon emission microscopy,” Chichester, [England]; New York : Wiley, c2000 [2-13] T. E. “Hot carrier effects in sub micrometer MOS VLSIs,” Proc. IEEE, 131, p.153 [2-14] E. Takeda, N. Suzuki, and T. Hagiwara, “Device Performance Degradation to Hot-Carrier Injection at Energies Below the Si-SiO2 Energy Barrier,” in Proc. Intl. Electron Devices Meeting, pp.396-399, 1983 [2-15] Nakagome, E. Takeda, H. Kume, and S. Asai, “New observation of hot-carrier injection phenomena,” Jpn. J. Appl. Phys. Vol.22, Supplement 22-1, pp.99-102 (1983) [2-16] E. Takeda, C. Y. Yang, A. M. Hamada, “Hot-Carrier Effects in MOS Devices,” Academic Press, 1995. Chapter 2 [2-17] A. K. K.P., J. K. O. Sin, C. T. Nguyen, and P. K. Ko, “Kink-Free Polycrystalline Silicon Double-Gate Elevated-Channel Thin-Film Transistors,” IEEE Trans. Electron Device, Vol.45, No.12, Dec. 1998 [2-18] M. Yoshimi, M. Takahashi, T. Wada, K. Kato, S. Kambayashi, M. Kemmochi, K. Natori, “Analysis of the Drain Breakdown Mechanism in Ultra-Thin-Film SOI MOSFET’s,” IEEE Trans. Electron Devices, Vol.37, No.9, Sep. 1990 [2-19] Chun-Ting Liu, Chen-Hua Douglas Yu, Avi Kornblit, Kuo-Hua Lee, “Inverted Thin-Film Transistors with a simple Self-Aligned Lightly Doped Drain Structure” IEEE Trans. Electron Devices, Vol.39, No.12, Dec. 1992 [2-20] I.-S. Kang, S.-H. Han, S.-K. Joo, “Novel Offset-Gated Bottom Gate Poly-Si TFTs With a Combination Structure of Ultrathin Channel and Raised Siurce/Drain” IEEE Electron Device Letter., Vol.29, No.3, pp.232-234, March. 2008. [3-1] ISE-TCAD Manuals, release 10.0 [3-2]A. G. Chynoweth,“Ionization rates for electrons and holes in silicon”Phys. Rev., vol. 109, pp. 1537-1540, 1958. [4-1] 陳志強 編著“LTPS低溫複晶矽顯示器技術” 全華科技圖書股份有限公司 p.2-05~2-07 2004 [4-2] N. I. Lee, J. W. Lee, H. S. Kim, and C. H. Han, “High-Performance EEPROM’s Using N- and P-Channel Polysilicon Thin-Film Transistors with Electron Cyclotron Resonance N O-Plasma Oxide,” IEEE Electron Device Lett., vol. 20, no. 1, Jan. 1999 [4-3] J. H. Oh, H. J. Chung, N. I. Lee, and C. H. Han, “A High-Endurance Low-Temperature Polysilicon Thin-Film Transistor EEPROM Cell,” IEEE Electron Device Lett., vol. 21, no. 6, Jun. 2000. [4-4] D. K. Schroder, “Semiconductor Material and Device Characterization,” Second Edition, Ch. 8, p-500. [4-5] Y. C. Wu egt al. ,“Effects of Channel With on Electrical Characteristics of Polysilicon TFTs with Multiple Nanowire Channels,” IEEE Trans. Electron Devices, vol. 52, no. 10, Oct. 2005. [4-6] M. C. Wang et al. , “Analysis of Parasitic Resistance and Channel Sheet Conductance of a-Si:H TFT under Mechanical Bending,” Electrochem. Soc., 103, J49-J51, 2007. [4-7] S. Zhang, C. Zhu, J. K. O. Sin, and P. K. T. Mok, “A Novel Ultrathin Elevated Channel Low-Temperature Poly-Si TFT,” IEEE Electron Device Lett., vol. 20, no. 11, Nov. 1999. [4-8] S. Zhang, C.g Zhu, J. K. O. Sin, J. N. Li, and P. K. T. Mok, “Untra-Thin Elevated Channel Poly-Si TFT Technology for Fully-Integrated AMLCD System on Glass,” IEEE Trans. Electron Devices, vol. 47, no. 3, Mar. 2000. [4-9] K. Ono, T. Anoyama, N. Konishi, and K. Miyata, “Analysis of current voltage characteristics of low-temperature-processed polysilicon thin film transistors,” IEEE Trans. Electron Devices, vol. 39, pp. 792-802, 1992. [4-10] B. A. Khan and R. Pandya, “Activation-energy of source-drain current in hydrogenated and unhydrogenated polysilicon thin-films transistors,” IEEE Trans. Electron Devices, vol. 37, pp. 1727-1734, 1990. [4-11] James D. Bernstein et al., “Hydrogenation of Polycrystalline Silicon Thin Film Transistors by Plasma Ion Imdantation,” IEEE Electron Device Lett., vol. 16. no. 10, Oct. 1995. [4-12] S. Banerjee, R. Sundaresan, H. Schichijo, and S. Malhi, “Hot-carrier degradation of n-channel polysilicon MOSFET’s,” IEEE Trans. Electron Devices, vol. 35, pp. 152-157, 1988. [4-13] M. Hack, A. G. Lewis, and I. W. Wu, “Physical models for degradation effects in polysilicon thin-film transistors,” IEEE Trans. Electron Devices, vol. 40, pp.82897, 1993. [4-14] J. W. Lee, N. I. Lee, J. I. Han, and C. H. Han, “Characteristics of Polysilicon Thin-Film Transistor with Thin-Gate Dielectric Grown by Electron Cyclotron Resonance Nitrous Oxide Plasma,” IEEE Electron Device Lett., vol. 18, no. 5, May 1997. [4-15] H. N. Chern, C. L. Lee, and T. F. Lei, “The Effects of Fluorine Passivation on Polysilicon Thin-Film Transistor,” IEEE Trans. Electron Device, vol. 41, no. 5, May 1994. [4-16] F. S. Wang, M. J. Tsai, and H. C. Cheng, “The effects of NH3 Plasma Passivation on Polysilicon Thin-Film Transistors,” IEEE Electron Device Lett., vol. 16, no. 11, Nov. 1995.
|