(3.236.100.86) 您好!臺灣時間:2021/05/07 08:44
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

: 
twitterline
研究生:鄧伯揚
研究生(外文):Bo-Yang Teng
論文名稱:應用於RF頻段頻率合成器之研究
論文名稱(外文):Study on Frequency Synthesizer for RF Band Applications
指導教授:潘建源
指導教授(外文):Chien-Yuan Pan
學位類別:碩士
校院名稱:國立高雄應用科技大學
系所名稱:電子工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2009
畢業學年度:97
語文別:中文
論文頁數:60
中文關鍵詞:頻率合成器鎖入時間抖動閉迴路相位雜訊
外文關鍵詞:Frequency SynthesizerLocking TimeJitterClosed Loop Phase Noise
相關次數:
  • 被引用被引用:0
  • 點閱點閱:273
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:5
  • 收藏至我的研究室書目清單書目收藏:0
本論文提出一種修正型頻率合成器輸出頻率為2.4 GHz。利用
TSPC架構簡化相位比較器內電晶體的數量。對於MOSFET電晶體等效
模型使用BSIM4參數。利用模擬軟體HSPICE分析此電路原型。針對頻
率合成器一些重要特性包含鎖入時間、平均功率消耗、抖動(Jitter)與
閉迴路相位雜訊作模擬分析。由模擬結果顯示,所提出電路結構可改
善鎖入時間、抖動與閉迴路相位雜訊的性能。
The thesis proposed the modified frequency synthesizer for output
frequency at 2.4 GHz. The TSPC (True Single Phase Clock) architecture is used to simplify the number of transistor in the phase detector. The model of MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) used BSIM4 parameters for the device characterization. The simulated tool HPICE is used to analyze the prototype circuit. The key characteristics were analyzed for the frequency synthesizer that they included locking time, average power loss, jitter, and closed loop phase noise. The simulation results exhibited that the proposed circuit structure could improve the performances for locking time, jitter and closed loop phase noise.
目錄

第一章緒論------------------------------------------------------1

1.1 前言-------------------------------------------------------1
1.2 研究背景及動機-----------------------------------------------2
1.3 研究方法----------------------------------------------------3
1.4 論文結構----------------------------------------------------4

第二章鎖相迴路原理與分析------------------------------------------5

2.1 基本架構與線性模型-------------------------------------------5
2.2 阻尼係數----------------------------------------------------7
2.3 閉迴路相位雜訊----------------------------------------------10

第三章頻率合成器原理與分析-------------------------------------- 12

3.1 頻率合成器的基本架構----------------------------------------12
3.1.1 相位偵測器----------------------------------------------13
3.1.2 充電幫浦------------------------------------------------16
3.1.3 被動濾波器----------------------------------------------19
3.1.4 壓控振盪器----------------------------------------------20
3.1.5 除頻器--------------------------------------------------26
3.2 非整數除頻器-----------------------------------------------34
3.3 頻率合成器模擬結果------------------------------------------38

第四章 研究結果與討論-------------------------------------------55

4.1 研究結果---------------------------------------------------55
4.2 未來研究方向------------------------------------------=-----56

參考文獻-------------------------------------------------------57
[1] 黃建祥,藍芽系統射頻規格測試與相關混合積體電路設計,國立中山大學電機工程學系碩士論文,2002。
[2] 蔡壽昌,一個快速鎖頻之低jitter鎖相迴路設計及內建自我測試探討,國立雲林科技大學電子與資訊工程研究所碩士論文,2003。
[3] 吳孟賢、蕭培墉,HSpice-積體電路設計分析與模擬導論第2版,台灣東華書局股份有限公司,2007。
[4] 高耀煌, 射頻鎖相迴路IC 設計,滄海書局,2005。
[5] 何中庸,PLL 頻率合成與鎖相迴路設計,全華科技圖書股份有限
[6] Adel S. Sedra, Kenneth C. Smith,曹恆偉、林浩雄編譯,微電子電路,台北圖書有限公司,1999。
[7] 遠坂俊昭原著,宋國明譯,PLL 電路設計及應用,全華科技圖書
[8] 藍國桐, 通訊原理與應用,全華科技圖書股份有限公司,2007。
[9] 楊清淵、劉深淵, 鎖相迴路,滄海書局,2008。
[10] Simon Haykin,翁萬德、江松茶編譯, 通訊系統,全華科技圖書
[11] Robert Sobot, Shawn Stapleton, Marek Syrzycki, “Behavioral
modeling of continuous time AC modulators,” Proceedings of the 2003
International Workshop, Behavioral Modeling and Simulation, pp.
[12] J. Yuan and C. Svensson, “High speed CMOS circuit technique,”
IEEE J. Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
[13] J. Yuan and C. Svensson, “Fast CMOS nonbinary divider and counter,”Electronics Letter, pp. 1222-1223, June 1993.
[14] Maneesha Dalmia, Andre’ Ivanov, and Sassan Tabatabaei, “Power
Supply Current Monitoring Techniques for Testing PLLs,” in Proc.
Sixth Asian Test Symposium, 1997, pp. 366 – 371.
[15] Albert Victor, Burhanuddin Yeop, Imm, Kordesch, Majlis, Queennie
Lim Suan, “CMOS High-Speed 1/14 Dynamic Frequency Divider,”
International RF and Microwave Conference, 2006, pp. 220 – 224.
[16] Lili He, Morris Jones, and Son Tran, “Phase Aligned Clock
Multiplier,” International Symposium Signals Systems and Electronics,
pp. 123 – 126, 2007.
[17] T. N. Luo, Chen, Y.-J.E, “A 0.8-mW 55-GHz Dual-Injection-Locked
CMOS Frequency Divider,” IEEE Trans. on Microwave Theory and Techniques, Vol. 56, pp. 620 – 625, March 2008.
[18] H. K. Chen, D. C. Chang, Y. Z. Juang, and Shey-Shi Lu “A 30-GHz
Wideband Low-Power CMOS Injection-Locked Frequency Divider for 60-GHz Wireless-LAN,” IEEE Microw and Wireless Compon. Lett.,Vol. 18, pp. 145 – 147, Feb. 2008
[19] T. N. Luo, S. Y. Bai, and Chen, Y.-J.E, “A 60-GHz 0.13-µm CMOS
Divide-by-Three Frequency Divider,” IEEE Trans. on Microwave Theory and Tech., Vol 56, pp. 2409 – 2415, Nov. 2008
[20] P. Larsson, “A 2-1600-MHz CMOS clock recovery PLL with low-Vdd
capability,” IEEE J. Solid-State Circuits, vol.34, pp. 1951-1960, Dec. 1999.
[21] S. L. Jang, C. F. Lee, W. H. Yen, “A Divide-by-3 Injection Locked Frequency Divider With Single-Ended Input,” IEEE Microw. and
Wireless Compon. Lett., Vol. 18, pp. 142 - 144, Feb. 2008.
[22] Li Ke Wilcock, R. Wilson, P., “Improved 6.7GHz CMOS VCO delay
cell with up to seven octave tuning range” , IEEE International
Symposium Circuits and Systems, 2008, pp. 444-447.
[23] Daneshgar, S. Kennedy, M.P. , “Analysis and Design of an LC
Oscillator-based Injection-Locked Frequency Divider,” Research in
Microelectronics and Electronics, 2008, pp. 177-180.
[24] Daniel Y. Abramovitch, “Efficient and Flexible Simulation of Phase Locked Loops, Part I: Simulator Design,” American Control
Conference, 2008, pp. 4672-4677.
[25] K. C. Kuo, F. J. Wu, “A 2.4-GHz/5-GHz Low Power Pulse Swallow
Counter in 0.18-µm CMOS Technology,” IEEE Asia Pacific Conference, Circuits and Systems, 2006, pp. 214 – 217.
[26] J. H. Lee, H. G. Jeong, “Computer Simulation Results for a W-CDMA Frequency Synthesizer,” International Symposium Information
Technology Convergence, 2007, pp. 383 – 386.
[27] K. C. Kuo, M. J. Chen, “5 GHz phase locked loop with auto band
selection,” IEEE Asia Pacific Conference, Circuits and Systems, 2008,
pp. 550 – 553.
[28] Desikachari, R., Steeds, M., Huard, J., Moon, U., “An Efficient Design Procedure for High-Speed Low-Power Dual-Modulus CMOS
Prescalers,” 14th IEEE International Conference, Electronics, Circuits and Systems, 2007, pp. 645 – 648.
[29] Charles H. Roth. JR., Fundamentals of Logic Design, West
Publishing Company, pp. 456-457, 1992.
[30] Donald A. Neamen, Electronic circuit analysis and design, Richard D.Irwin Inc. company, pp. 786, 1996.
[31] Toolbox Mixed Signal Applications Training Workbook, Credence
Systems Corporation, January 1 2000.
[32] Scott Wedge, Predicting PLL Phase Noise & Jitter with HSPICE RF,
Synopsys Inc., 2007.
[33] http://www.chip123.com/phpBB/archiver/?tid-9973.html
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔