|
[1] J. H. Lau, S. H.. Pan, and C. Chang, Creep Analysis of Wafer Level Chip Scale Package(WLCSP) With 96.5Sn-3.5Ag and 100In Lead-Free Solder Joints and Microvia Build-Up Printed Circuit Board, Transactions of the ASME, Journal of Electronic Packaging, 2002, 124:69-76. [2] J. H. Lau, S. W. R. Lee,and C. Chang, Solder Joint Reliability of Wafer Level Chip Scale Packages(WLCSP):A Time-Temperature-Dependent Creep Analysis, Transactions of the ASME, Journal of Electronic Packaging, 2000, 122:311- 316. [3] J. H. Lau, S. W. R. Lee, Effect of Build-Up Printed Circuit Board Thickness on the Solder Joint Reliabikity of a Wafer Level Chip Scale Package(WLCSP), IEEE Transactions on Electronics Packaging Manufacturing, 2002, 25(1):3-13. [4] J. H. Lau, Critical Issues of Wafer Level Chip Scale Package (WLCSP) With Emphasis on Cost Analysis and Solder Joint Reliability, IEEE Transactions on Electronics Packaging Manufacturing, 2002, 25(1):42-50. [5] J. H. Lau, S. W. R. Lee, Modeling and Analysis of 96.5Sn- 3.5Ag Lead-Free Solder Joints of Wafer Level Chip Scale Package on Buildup Microvia Printed Circuit Board, IEEE Transactions on Electronics Packaging Manufacturing, 2002, 25(1):51-54. [6] J. H. Lau, S. H. Pan,and C. Chang, A New Thermal-Fatigue Life Prediction Model for Wafer Level Chip Scale Package (WLCSP) Solder Joint, Transactions of the ASME, Journal of Electronic Packaging, 2002, 124:212-220. [7] John H. L. Pang, C. W. Seetoh, Z. P. Wang, CBGA Solder Joint Reliability Evaluation Based on Elastic-Plastic-Creep Analysis, Transactions of the ASME, Journal of Electronic Packaging, 2000, 122:255-261. [8] John H. L. Pang, D. Y. R. Chong, Flip Chip on Board Solder Joint Reliability Analysis Using 2-D and 3-D FEA Models, IEEE Transactions on Advanced Packaging, 2001, 24(4):499- 506. [9] W. F. Smith, Foundations of Materials Science and Engineering, 3e, Mc Graw Hill, 2005. [10] R. Dudek, H. Walter, Ralf Doering, and B. Michel, Thermal Fatigue Modelling for SnAgCu and SnPb Solder Joints, IEEE, 5th Int. Conf. on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, EuroSimE, 2004, pp.557-564. [11] J. H. Lau, HDPUG`s Design for Lead-Free Solder Joint Reliability of High-Density Packages, IPC SMEMA Council APEX, 2003, 42(2):1-13 [12] 鐘文仁, 陳佑任, IC封裝製程與CAE運用, 全華科技圖書股份有限公 司, 2003. [13] J. H. L. Pang, B.S. Xiong, and F. X. Che, “Modeling Stress Strain Curves for Lead-Free 96.5Sn-3.8Ag-0.7Cu Solder”, Int. Conf. on Thermal and Mechanical Simulation and Experiments in Micro-electronics and Micro-Systems, 2004, pp.449-453. [14] C. Thanachayanont and N. Ramungul, “Low-Cost Lead-Free Solder for EE Industries,” IEEE ICIT’02, Bangkok, THAILAND, 2002, pp.1213-1218. [15] B. Z. Hong, ”Thermal Fatigue Analysis of a CBGA Package with Lead-Free Solder Fillets”, IEEE, InterSoci. Conf. on Thermal Phenomena, 1998, pp.205-211. [16] R. K. Roy, A primer on the Taguchi Method, New York, Van Nostrand Reinhold, 1990. [17] ANSYS, “Nonlinear Structural Analysis,” ANSYS Users’ Manual 10.0, 2005.
|