臺灣博碩士論文加值系統

本論文提出一個無量測範圍限制的具自我校準機制之互補式金氧半雙斜率時間至數位轉換器之設計與實作(TDC)，主要原理利用雙斜率法來提高時間量測之解析度，優點在於小面積及可降低環境變異的影響，並借重自我校準的技巧來精準掌控擴展因子的大小，再以簡單之計數器架構來實現自我校準機制以完全克服製程、電壓、溫度變異對有效解析度的影響，進而一步改善電路缺失，也進一步動態地控制電流比率將擴展因子調整到所設計名目值以完成恆定之解析度目標，發展出更高效能及可靠之電路架構。
本電路實現以TSMC 2P4M 0.35μm 製程實現，佈局面積不含輸入/輸出墊(I/O Pad)為0.608mm2、操作頻率則為100MHz，擴展因子為512，是以有效解析度高達19.53ps。

Time-to-Digital Converter (TDC) is the key component for many measurement systems, especially for portable applications. Therefore, the TDC must be integrated to fit the requirements with low-cost, high stability, and high accuracy.
For the demand of achieving the requirements simultaneously, this research improves the operation of the TDC based on dual-slope mechanism. The method using the simple counter scheme focuses on the embedding of self-calibration into the dual-slope TDC to completely overcome the PVT sensitivity of the time resolution. The current ratio of the stretching factor is dynamically adjusted to make the effective stretching ratio fixed. The input pulse will be expanded by the stable stretching factor, and the stretched one is coded by a low frequency reference clock to get the corresponding digital output. The resolution will be greatly enhanced without sacrificing accuracy or power consumption.
The proposed TDC has been implemented in 0.35um standard 2P4M CMOS technology and the layout area is 0.608mm2, excluding the I/O pads. With the 100MHz operation frequency, the effective time resolution is 19.53ps due to the stretching factor is designed as high as 512.

摘　要
Abstract
誌 謝
目　錄
圖目錄
表目錄


第一章 序論
1.1 研究背景 1
1.2 研究動機 2
1.3 章節介紹 4

第二章 時間至數位轉換器 5
2.1 時間至數位轉換器簡介 5
2.2 以計數器法之時間至數位轉換器 6
2.3 游標卡尺法之時間至數位轉換器 8
2.4 現場可程式化閘陣列為主體之時間至數位轉換器 15
2.5 脈衝縮減法之時間至數位轉換器 17
2.5.1 線性脈衝縮減法 17
2.5.2 循環式脈衝縮減法 19
2.5.3 均質與非均質之脈衝縮減延遲線 21
2.6 起始-停止原理之時間至數位轉換器 23
2.6.1 類比至數位轉換器法(A/D) 24
2.6.2 雙斜率法 27

第三章 具自我校準功能之互補式金氧半雙斜率時間至數位轉換器之設計與實作 29
3.1 脈衝擴展法之時間至數位轉換器 30
3.2 具自我校準功能之互補式金氧半雙斜率時間至數位轉換器之設計與實作 33
3.3 時間至脈衝控制電路 34
3.3.1 時間至脈衝控制電路介紹 34
3.3.2 介穩態(Mata-stable state) 37
3.4 脈衝擴展器(Pulse Stretcher，此亦為本電路內插器) 39
3.5 自我校準脈衝擴展器 43
3.5.1 自我校準脈衝擴展器之工作原理 43
3.6 量測脈衝擴展器 45
3.6.1 量測脈衝擴展器之工作原理 45
3.7 脈衝擴展器(內插器)開關切換之誤差 46
3.7.1 電荷注入(Charge injection)問題 46
3.7.2 時脈饋入(Clock Feed-through)問題 48
3.7.3 電容或電晶體漏電 52
3.7.4 放電電容間之寄生耦合電容 53
3.8 比較器 54
3.8.1 比較器之概論 54
3.8.2 比較器之工作原理及特性 55
3.8.3 比較器之架構 59
3.9 計數器 62
3.9.1 N+1 bit校準計數器 63
3.10 充電幫浦 64
3.10.1 充電幫浦之非理想特性 65

第四章 電路模擬與晶片佈局 68
4.1 設計流程與考量 68
4.2 具自我校準功能之互補式金氧化雙斜率時間至數位轉換器模擬結果 71
4.2.1 時間至數位轉換器模擬結果 72
4.2.2 自我校準脈衝擴展器之模擬結果 74
4.2.3 量測脈衝擴展器模擬結果 77
4.2.4 計數器模擬結果 81
4.3 晶片佈局 82

第五章 結論與未來展望 83
5.1 結論 83
5.2 未來研究方向 85


參考文獻 88

[1]W. Chang, M.-H. Chiang, and Poki Chen, “A Highly Accurate Cyclic CMOS
Time to Digital Converter with Temperature Compensation,” in proc. The
14th VLSI Design/CAD Symposium, pp.573-576, Aug. 2003.
[2]R.B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg and P.T. Balsara,
“1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm
CMOS,” IEEE Transactions on Circuits and Systems II, vol. 53, no. 3, pp,
220-224, Mar. 2006.
[3] R.W. Necoechea, “High performance monolithic verniers for VLSI
automatic test equipment,” Proceedings International Test Conference, pp.
422-430, Sept. 1992.
[4] T. Otsuji, “A picosecond-accurary,700-Mhz range si-bipolar time interval
counter LSI,” IEEE Journal of Solid-State Circuit, vol. 28, pp. 941-947,
Sept. 1993.
[5] R. Nutt, “Digital time inervalometer,” Rev. Sci. Instrum, vol. 39, no. 9, pp.
1342-1345, 1968.
[6]T.-i. Otsuji, “A picosecond-accuracy, 700-MHz range, Si-bipolar time interval counter LSI,” IEEE Journal of Solid-State Circuits, vol.28, no.9, pp.941-947, Sept. 1993.
[7]R. B. Stazewski, D. Leipold, C.-M. Hung, and P. T. Balsara, “TDC-Based Frequency Synthesizer for Wireless Applications,” IEEE RFIC Symposium, pp.215-218, June 2004.
[8]P. Dudek, S. Szczepanski, and J. Hatfield, “A High-resolution CMOS Time-to-Digital Converter utilizing a Vernier Delay Line,” IEEE Journal of Solid-State Circuits, vol.35, no.2, pp.240-247, Feb. 2000.
[9] V. Ramakrishnan, and P. T. Balsara, “A Wide-Range, High-Resolution, Compact, CMOS Time to Digital Converter,” in proc. the 19th IEEE VLSI Design, pp.6, Jan. 2006.
[10] A. S. Yousif, and J. W. Haslett, “A Fine Resolution TDC Architecture for Next Generation PET Imaging,” IEEE Transactions on Nuclear Science, vol.54, no.5, pp.1574-1582, Oct. 2007.
[11] Poki Chen, Jia-Chi Zheng and Chun-Chi Chen, “A Monolithic Vernier
-Based Time-to-Digital Converter with Dual PLLs for Self-Calibration,”
IEEE Custom Integrated Circuits Conference, pp.
321-324, Sept. 2005.
[12] Poki Chen, Chun-Chi Chen, Jia-Chi Zheng and You-Sheng Shen, “A
PVT Insensitive Vernier-Based Time-to-Digital Converter with Extended
Input Range and High Accuracy,” IEEE Transaction on Nuclear Science,
vol. 54, no. 2, Apr. 2007.
[13]J. Kalisz, R. Szplet, J. Pasierbinski, and A. Poniecki, “Field-Programmable -Gate-Array-Based Time-to-Digital Converter with 200-ps Resolution,” IEEE Transactions on Instrumentation and Measurement, vol.46, no.1, pp.51-55, Feb. 1997.
[14] J. Song, Q. An, and S. Liu, “A High-Resolution Time-to-Digital Converter Implemented in Field-Programmable-Gate-Arrays” IEEE Transactions on Nuclear Science, vol.53, no.1, pp.236-241, Feb. 2006.
[15] E. Raisanen-Ruotsalainen, T. Rahkonen and J. Kostamovaara, “A low-
power CMOS time-to-digital converter,” IEEE Journal of Solid-State
Circuits,vol. 30, Issue 9, pp. 984-990, Sept. 1995.
[16] Poki Chen, Shen-Iuan Liu and Jingshown Wu, ”A low power high
accuracy CMOS Time-to-Digital Converter circuit and system, ” IEEE
Proceedings of International Symposium on Circuits and Systems, vol.
1, pp. 281-284, June 1997.
[17] Poki Chen, Shen-Iuan Liu and Jingshown Wu, “Highly accurate cyclic
CMOS Time-to-Digital Converter with extremely low power consumption,
” IEEE Electronics Letters, vol. 33, Issue 10, pp. 858-860,May 1997.
[18] Wei Chang, Mao-Hsing Chiang and Poki Chen, “A Highly Accurate Cyclic CMOS Time to Digital Converter with Temperature Compensation”,
The 14th VLSI Design/CAD Symposium, Aug. 2003.
[19] E. Raisanen-Ruosalainen, T. Rahkonen and J. Kostamovaara, “A BiCMOS
time-to-digital converter with 30 ps resolution,” IEEE Proceedings of the
International Symposium on Circuits and Systems, vol. 1, pp. 278-281,
June. 1999.
[20] E. Owen, “The Elimination of offset Errors in Dual-slope Analog-to
Digital Converters,” IEEE Transactions on Circuits and Systems, vol.
27, Issue 2, pp. 137-141, Feb. 1980.
[21] A. Mutoh and S. Nitta, “Noise immunity characteristics of dual-slope
integrating analog-digital converters,” International Symposium on
Electromagnetic Compatibility, pp. 622-625, May 1999.
[22] E. Raisanen-Ruotsalainen, T. Rahkonen and J. Kostamovaara, ” A time
digitizer with interpolation based on time-to-voltage conversion”
Proceedings of the 40th Midwest Symposium on Circuits and Systems, vol.
1, pp. 197-200, Aug. 1997.
[23] B.K. Swann, B.J. Blalock, L.G. Clonts, D.M. Binkley, J.M. Rochelle, E.
Breeding and K.M. Baldwin, ”A 100-ps time-resolution CMOS
time-to-digital converter for positron emission tomography imaging
applications” IEEE Journal of Solid-State Circuits, vol. 39, Issue 11, pp.
1839-1852, Nov. 2004.
[24] Poki Chen, Chun-Chi Chen and You-Sheng Shen, “A Low-Cost Low-Power CMOS Time-to-Digital Converter Based on Pulse Stretching,” IEEE Transactions on Nuclear Science, vol.53, no.4, pp.2215-2220, Aug. 2006.
[25] E. Raisanen-Ruotsalainen, T. Rahkonen and J. Kostamovaara, "An
integrated time-to-digital converter with 30-ps single-shot precision,”
IEEE Journal of Solid-State Circuits, vol. 35, no. 10, pp. 1507-1510, Oct.
2000.
[26] J. Kostamovaara and R. Myllylä, “Time-to-digital converter with an
analog interpolation circuit,” Rev. Sci. Instrum., vol. 57, pp. 2880-2885,
1986.
[27] Poki Chen, Chun-Chi Chen and You-Sheng Shen, “A Low Cost Low
Power CMOS Time-to-Digital Converter Based on Pulse Stretching,”
IEEE Transaction on Nuclear Science, vol. 53, no. 4, pp. 2215-2220, Aug.
2006.
[28]Minkyu Song, Yongman Lee and Wonchan Kim, “A clock feedthrough reduction circuit for switched-current systems,“ IEEE Journal of Solid-State Circuits, vol. 28, no. 2, pp. 133-137, Feb. 1993.
[29]M. Helfenstein and G.S. Moschytz, “Improved two-step clock-feedthrough compensation technique for switched-current circuits, “IEEE Transactions on Circuits and Systems II, vol. 45, no.6, pp. 739-743, June. 1998.
[30] David A. Johns and Ken Martin, “Analog Integrated Circuit Design,”
Wiley, Canada, 1997.
[31] D.J. Allstot, ”A Precision Variable-Supply CMOS Comparator, ” IEEE
Journal of Solid-State Circuits, vol. 17, Issue 6, pp. 1080-1087, Dec.
1982.
[32] E. Allen and R. Holberg, “CMOS Analog Circuit Design second edition,”
Oxford, New York, 2002.
[33]T. S. Fiez, D. J. Allstot, G. Liang, and P. Lao, “Signal-Dependent Clock- Feedthrough Cancellation in Switched-Current Circuits,” in proc. IEEE Circuits and Systems, vol.2, pp.785-788, June 1991.
[34]E. A. VIittoz, and O. Neyround, “A Low-Voltage CMOS Bandgap Reference,” IEEE Journal of Solid-State Circuits, vol.14, no.3, pp.573-579, Jun. 1979.M. A. P. Pertijs, A. Bakker, and J. H. Huijsing, “A High-Accuracy
[35]Temperature Sensor with Second-Order Curvature Correction and Digital Bus Interface,” in proc. IEEE ISCAS, vol.1, pp.368-371, May 2001.
[36]M. Tuthill, “A Switched-Current, Switched-capacitor Temperature Sensor in 0.6-um CMOS,” IEEE Journal of Solid-State Circuits, vol.33, no.7, pp. 117-1122, July 1998.
[37]P. Larsson, “A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability,” IEEE Journal of Solid-State Circuits, vol.34, no.12, pp.1951-1960, Dec. 1999.
[38]F. Bigongiari, R. Roncella, R. Saletti and P. Terreni, “A 250-ps time-
resolution CMOS multihit time-to-digital converter for nuclear physics
experiments,” IEEE Transaction on Nuclear Science, vol. 46, pp.73–77, Apr. 1999.
[39] Y. Arai and M. Ikeno, “A time digitizer CMOS gate-array with a 250 ps
time resolution,” IEEE Journal of Solid-State Circuits, vol. 31, pp.
212–220, Feb. 1996.
[40]Chorng-Sii Hwang, Poki Chen and Hen-Wai Tsao, “A high-precision
time-to-digital converter using a two-level conversion scheme,” IEEE
Transaction on Nuclear Science, vol. 51, pp. 1349-1352, Aug. 2004.
[41] Ting-Yuan Wang, Shih-Min Lin, and Hen-Wai Tsao,“Multiple Channel Programmable Timing Generators With Single Cyclic Delay Line” IEEE Trans.vol.53,no. 4,Aug.2006
[42] B.W. Garlepp, K. S. Donnelly, J. Kim, P. S. Chau, J. L. Zerbe, C. Huang,C. V. Tran, C. L. Portmann, D. Stark, Y.-F. Chan, T. H. Lee, and M.A. Horowitz, “A portable digital DLL for high-speed CMOS interface circuits,” IEEE J. Solid-State Circuits, vol. 34, pp. 632–644, May 1999.