|
[1] P. P. Gelsinger Intel Corp., Hillsboro, OR, “Microprocessors for the new millennium : Challenges,opportunities, and new frontiers”; IEEE International Solid-State Circuits Conference, 2001, pp. 22-25 [2] ARM, “ARM9TDMI Technical Reference Manual Rev 3”; 2000 http://infocenter.arm.com [3] ARM, “ARM1176JZ-S Technical Reference Manual Revision : r0p7”; 2008 http://infocenter.arm.com [4] ARM, “Cortex-A8 Technical Reference Manual Revision : r3p2”; 2009 http://infocenter.arm.com [5] J. E. Smith, G. S. Sohi, “The microarchitecture of superscalar processors”; Proceedings of the IEEE Vol. 83, Issue 12, Dec. 1995, pp. 1609-1624 [6] J. E. Thornton, “Parallel operation in the Control Data 6600”; Proceedings of Spring Joint Computer Conference, 1964, pp. 33-40 [7] D. W. Anderson, F. J. Sparacio, and R. M. Tomasulo, “The IBM System/360 model 91: Machine philosophy and instruction-handling”; IBM Journal of Research and Development, Vol. 11, 1967, pp. 8-24 [8] Z. Purser, K. Sundaramoorthy, and E. Rotenberg, “A study of Slipstream Processors”; Proceedings of the 33rd annual ACM/IEEE international, 2000, pp. 269-280 [9] K. Sundaramoorthy, Z. Purser, and E. Rotenberg. “Slipstream processor: improving both performance and fault tolerance”; ACM SIGPLAN Notices, Vol 35, 2000, pp. 257-268 [10] K. Z. Ibrahim, G. T. Byrd and E. Rotenberg, “Slipstream execution mode for CMP-based multiprocessors”; High-Performance Computer Architecture, 2003, pp. 179-190 [11] H. Zhou, “Dual-core execution: building a highly scalable single-thread instruction window”; 14th International Conference on Parallel Architectures and Compilation Techniques (PACT''05), 2005, pp. 231-242 [12] M. Tremblay, J. Chan, S. Chaudhry, A. W. Conigliam, S. S. Tse, “The MAJC architecture: a synthesis of parallelism and scalability”; Micro, IEEE Vol. 20, Issue 6, Nov.-Dec. 2000, pp. 12-25 [13] G. S. Sohi, S. E. Breach, T. N. Vijaykumar, “Multiscalar Processor”; 22nd Annual International Symposium on Computer Architecture, 1995, pp. 414-425 [14] M. Franklin, “The Multiscalar Architecture”; Ph.D. Thesis, Computer Science Technical Report #1196, 1993 [15] L. Wang, C. L. Wu, “Distributed Instruction Set Computer Architecture”; IEEE Transactions on Computers, Vol. 40, 1991, pp. 915-934 [16] J. Congy, G. Hany, A. Jagannathan, G. Reinmany, K. Rutkowski, “Accelerating Sequential Applications on CMPs Using Core Spilling”; IEEE Transactions On Parallel and Distributed Systems, Vol. 18, Issue 8, 2007, pp. 1094-1107 [17] J. C. Chiu, Y. L. Chou, P. K. Chen, “A Superscalar Dual-Core Architecture for ARM ISA”; Proceedings of the International Computer Symposium 2006, Dec. 2006, pp. 21-26 [18] L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R.Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, “Larrabee: a many-core x86 architecture for visual computing”; ACM Transactions on Graphics, Vol. 27, Issue 3, Aug. 2008 [19] M. Gschwind, H. P. Hofstee, B. Flachs, M. Hopkins, Yukio Watanabe, Takeshi Yamazaki, “Synergistic Processing in Cell''s Multicore Architecture”; IEEE Micro, Vol. 26, Issue 2, 2006, pp. 10-24 [20] S. S. Stone, K. M. Woley, M. I. Frank, “Address-Indexed Memory Disambiguation and Store-to-Load Forwarding”; Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, Nov. 2005, pp. 171-182 [21] Tingting Sha, M. M. K. Martin, A. Roth, “Scalable Store-Load Forwarding via Store Queue Index Prediction”; Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, Nov. 2005, pp. 159-170 [22] B. Bishop, T. P. Kelliher, M. J. Irwin, “A detailed analysis of MediaBench”; Signal Processing Systems, 1999. SiPS 99. 1999 IEEE Workshop, 20-22 Oct. 1999, pp. 448-455 [23] C. Lee, M. Potkonjak, W. H. Mangione-Smith “MediaBench: a tool for evaluating and synthesizing multimedia and communications systems”; Microarchitecture, 1997. Proceedings. Thirtieth Annual IEEE/ACM International Symposium, 1-3 Dec. 1997, pp. 330-335
|