|
[1]P. B. Kenington, High-Linearity RF Amplifier Design, Norwood, MA: Artech House, 2000. [2]S. C. Cripps, RF Power Amplifiers for Wireless Communications, Norwood, MA: Artech House, 1999. [3]B. Shi and L. Sundstrom, “Linearization of RF power amplifiers using power feedback,” in IEEE 49th Vehicular Technology Conf., 1999, pp. 1520-1524. [4]J. K. Cavers, “Adaptive behavior of a feedforward amplifier linearizer,” IEEE Trans. Veh. Technol., vol. 44, pp. 31-40, Feb. 1996. [5]G. Hau, T. Nishimura, and N. Iwata, “A highly efficient linearized wide-band CDMA handset power amplifier based on predistortion under various bias conditions,” IEEE Trans. Microwave Theory and Tech., vol. 49, pp. 1194-1201, June 2001. [6]K. J. Muhonen, M. Kavehrad, and R. Krishnamoorthy, “Look-Up table techniques for adaptive digital predistortion: a development and comparison,”IEEE Trans. Vehicular Tech., vol. 49, pp.1995-2002, Sep. 2000. [7]J. Vuolevi and T. Rahkonen, Distortion in RF Power Amplifiers, Norwood, MA: Artech House, 2003. [8]P. Draxler and I. Langmore, "Time domain characterization of power amplifiers with memory effects, " in 2003 IEEE MTT-S Int. Mircowave Symp. Dig., vol.2, pp. 803-806. [9]H. Ku and M. D. Kenney, “Quantifying memory effects in RF power amplifiers,” IEEE Trans. Microwave Theory and Tech., vol. 50, pp.2843-2849, Dec. 2003. [10]J. H. K.Vuolevi and T.Rahkonen, "Measurement technique for characterizing memory effects in RF power amplifiers," IEEE Trans. Microwave Theory and Tech., vol.49, pp. 1383-1389, Aug. 2001. [11]J. Vuolevi, J. Manninen, and T. Rahkonen, "Cancelling the memory effects in RF power amplifiers," in Proc. IEEE International Symp. of Circuits and Systems, 2001, pp. 57-60. [12]J. Vuolevi, J. Manninen, and T. Rahkonen, “Memory effects compensation in RF power amplifiers by using envelope injection technique,” in IEEE Radio and Wireless Conf., 2001, pp 19-22 [13]J. Vuolevi, J. Manninen, and T. Rahkonen, “Measurement technique for increasing the linearity by optimising the source: impedance of RF power amplifiers,” in IEEE Radio and Wireless Conf., 2000, pp 10-13. [14]T. Sowlati, D. M. W. Leenaerts, “A 2.4-GHz 0.18-μm CMOS self-biased cascode power amplifier” IEEE J. Solid-State Circuits, vol. 38, pp. 1318-1324, Aug 2003. [15]A. Mazzanti and L. Larcher, “Analysis of reliability and power efficiency in cascode class-E PAs” IEEE J. Solid-State Circuits, vol. 41, pp. 1222-1229, May 2001. [16]K. J. Cho and J. S. Park, “RF predistortion of power amplifiers using 2nd harmonic based technique for optimization of intermodulation products,” IEEE Trans. Veh. Technol., vol. 1, pp. 621-624 Sep. 2002 [17]F. Chun-Wah , “Theoretical and experimental study of amplifier linearization based on harmonic and baseband signal injection technique,” IEEE Tans. Microwave Theory and Tech., vol. 50, 1801-1806 July 2002. [18]Y. Hu and J. C. Mollier, “A New Method of Third-Order Intermodulation Reduction in Nonlinear Microwave Systems,” IEEE Trans. Microwave Theory and Tech., vol. 52, pp. 655-663 Feb. 2004. [19]W. Wangmyong and J. S. Kenney, “A new envelope predistortion linearization architecture for handset power amplifiers,” IEEE Radio and Wireless Conf., 2004, pp 19-22. [20]D.Jing and W. S. Chan, “New linearization method using interstage second harmonic enhancement,” IEEE Mirco. and Guided Wave Letters, vol. 8, pp. 402-404. [21]Y. Yang and B. Kim, “A new linear amplifier using low-frequency second-order intermodulation component feedforwarding,” IEEE Mirco. and Guided Wave Letters, vol. 9, pp. 419-421, Oct. 1999. [22]Y. Youngoo, “New predistortion linearizer using low-frequency even-order intermodulation components,” IEEE Trans. Microwave Theory and Tech., vol. 50, pp. 446-452 Feb. 2002. [23]P. L. Gilabert and A. Cesari, “Multi-Lookup Table FPGA Implementation of an Adaptive Digital Predistorter for Linearizing RF Power Amplifiers With Memory Effects,” IEEE Tans. Microwave Theory and Tech., vol.56, Feb. 2008. [24]A. Richards, A. K. Morris and J. P. McGeehan, "Cancellation of electrical memory effects in FET power amplifiers," in Proc. 35th IEEE European Microwave Conference, 2005 , pp. 4-6. [25]J. Brinkhoff and A. E. Parker, “Baseband impedance and linearization of FET circuits,” IEEE Trans. Microwave Theory and Tech., vol. 51, pp. 2523-2530 Dec. 2003. [26]A. Khanifar and N. Maslennikov, “Bias circuit topologies for minimization of RF amplifier memory effects,” in Proc. 33th IEEE European Microwave Conference, 2003, pp. 1349-1352. [27]H. Kawasaki and T. Ohgihara, “An investigation of IM3 distortion in relation to bypass capacitor of GaAs MMIC''s,” IEEE Microwave and Millimeter-Wave Mono. Circuits Symp., 1996, pp. 16-18. [28]H. NAOKI, “A Digital Predistorter for Power Amplifier with Memory Effect,” IEICE Trans. on Commun., Vol. 89, pp. 2062-2071, Oct. 2005. [29]A. Walker and M. Steer, “A vector intermodulation analyzer applied to behavioral modeling of nonlinear amplifiers with memory”, IEEE Trans. Microwave Theory and Tech., vol. 54, pp. 1991-1999 Feb. 2006. [30]Ku Hyunchul and J. S. Kenney, “Behavioral modeling of nonlinear RF power amplifiers considering memory effects”, IEEE Trans. Microwave Theory and Tech., vol. 51, pp.2495-2504, Dec. 2003. [31]D. M. Pozar, Mircowave and RF Design of Wireless Systems. Hoboken, NJ: John Wiley & Sons, Inc.,2003. [32]N. O. Sokal and A. D. Sokal, “Class E-a new class of high-efficiency tuned single-ended switching power amplifiers,” IEEE J. Solid-State Circuits, vol. 10, pp. 168-176, June 1975. [33]F. H. Raab, “Idealized operation of the class E tuned power amplifiers ” IEEE Trans. Circuits and Systems, vol. 24 , pp. 725-735, Dec. 1977. [34]O. Lee and K. S. Yang, “A 1.8-GHz 2-Watt fully integrated CMOS push-pull parallel-combined power amplifier design,” IEEE Radio Frequency Intergrated Circuits symp., 2007, pp. 435-438. [35]I. Aoki and S. D. Kee, “Distributed active transformer-a new power-combining and impedance-transformation technique,” IEEE Trans. Microwave Theory and Tech., vol.50, pp.316-331, Jan. 2002. [36]I. Aoki and S. D. Kee, “Fully integrated CMOS power amplifier design using the distributed active-transformer architecture,” IEEE J. Solid-State Circuits, vol. 37, pp. 371-383, March 2002. [37]P. Haldi, D. Chowdhury, “A 5.8 GHz 1 V linear power amplifier using a novel on-chip transformer power combiner in Standard 90 nm CMOS,” IEEE J. Solid-State Circuits, vol. 43, pp. 1054-1063, May 2002.
|