|
[1] Chang, Y.-J., Ruan, S.-J. and Lai, F, “Sentry Tag: An Efficient Filter Scheme for Low Power Cache,” In Proc. Seventh Asia-Pacific Computer Systems Architectures Conference (ACSAC2002), Melbourne, Australia., pp. 135-140, 2002. [2] Y. J. Chang, S. J. Ruan, and F. P. Lai, “Design and analysis of low power cache using two-level filter scheme,” IEEE Transactions on Very Large Scale Integration Systems, vol. 11, pp. 568–580, Aug 2003. [3] Shuai Wang, Jie Hu, and Sotirios G. Ziavras, “BTB Access Filtering: A Low Energy and High Performance Design.” In Proc. of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2008), pp. 81 - 86, April 7-9, 2008. [4] 胡耀中, 國立交通大學資訊工程學系碩士論文, “Low Power Branch Target Buffer, ”2005. [5] 喬偉豪, 國立交通大學資訊工程學系博士論文, “Low-Power Branch Target Buffer, ”2008. [6] D. Parikh, K. Skadron, Y. Zhang, M. Barcella, and M. Stan, “Power issues related to branch prediction, ” In Proc. HPCA-8, pp. 233–44, Feb. 2002. [7] S. Kaxiras, Z. Hu, and M. Martonosi, “Cache decay: Exploiting generational behavior to reduce cache leakage power, ” Proc. of Int. Symp. Computer Architecture, pp. 240-251, 2001. [8] K. Flautner, N . S. Kim, S. Martin, D. Blaauw, and T. Mudge, “Drowsy caches: simple techniques for reducing leakage power, ” In Proc. Intl. Symp. Computer Architecture, Alaska, pp. 219-230, May 2002. [9] Todd M. et al., “SimpleScalar 3.0, ” in http://www.simplescalar.com/ [10] David Brooks, “Wattch Version 1.02, ” in http://www.eecs.harvard.edu/~dbrooks/wattch-form.html [11] R. Kessler, “The Alpha 21264 microprocessor, ” IEEE Micro, 19(2): pp. 24–36, March/April 1999. [12] I. Bate and R. Reutemann, “Efficient Integration of Bimodal Branch Prediction and Pipeline Analysis, ” In IEEE Conference on Real-Time Computing Systems and Applications, pp. 39–44, Hong Kong, China. 2005. [13] T.Y. Yeh and Y. N. Patt, “Two-level adaptive training branch prediction, ” In Proceedings of the 24th Annual International Symposium on Microarchitecture, pp. 51-61, November 1991. [14] S. McFarling, “Combining branch predictors, ” Digital Equipment Corporation, WRL Tech. Note TN-36, 1993. [15] E. Sprangle, R. Chappell, M. Alsup, and Y. Patt, “The Agree predictor: Amechanism for reducing negative branch history interference, ” In Proceedings of the 24th Annual International Symposium on Computer Architecture, May 1997. [16] C.-C. Lee, I.-C. K. Chen, and T. N. Mudge, “The bimode branch predictor,” in Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, pp. 4 - 13, Dec 1997. [17] P. Michaud, A. Seznec, and R. Uhlig, “Trading conflict and capacity aliasing in conditional branch predictors, ” In Proceedings of the 24th Annual International Symposium on Computer Architecture, pp. 292-303, May 1997. [18] P. Chang, M. Evers, and Y. Patt, “Improving branch prediction accuracy by reducing pattern history table interference,” In Proceedings of the International Conference Parallel Architecture and Compilation Techniques, pp. 48–57, October 1995. [19] A. Eden and T. Mudge. The YAGS Branch Prediction Scheme. In Proc. 31nd International Symposium on Microarchitecture, pp. 69–77, Nov. 1998. [20] Daniel A. Jim’enez and Calvin Lin, “Dynamic branch prediction with perceptrons, ” In Proceedings of the 7th Int’l Symposium on High Performance Computer Architecture, pp. 197–206, January 2001. [21] Amant, Renee St., Daniel A. Jimenez and Doug Burger, “Low - Power, High-Performance Analog Neural Branch Prediction, ” Microarchitecture, MICRO-41, 41st IEEE/ACM International Symposium, pp. 447–458, Nov 2008. [22] David T. et al., “Cacti 3.2 web interface,” in http://quid.hpl.hp.com:9081/cacti/ [23] 財團法人國家實驗研究院-晶片系統設計中心, http://www.cic.org.tw/cic_v13/ [24] AMRUTUR, B. S. AND HOROWITZ, M. A, “Fast low-power decoders for RAMs,” IEEE Journal of Solid-State Circuits 36, pp. 1506–1515, 2001. [25] M. Monchiero and G. Palermo, “The Combined Perceptron Branch Predictor, ” Technical Report n. 2004.35, Dept. of Electronics & information Technical Report, Milan, Polytech Institute, Milan, Italy, 2004. [26] J. Lee and A. J. Smith, “Branch prediction strategies and branch target bu_er design, ” IEEE Computer, pp. 6–22, January 1984.
|