跳到主要內容

臺灣博碩士論文加值系統

(3.229.137.68) 您好!臺灣時間:2021/07/25 17:50
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:鄭啟玄
研究生(外文):Chi-Hsuan Cheng
論文名稱:一種適用於非同步電路之可測試設計
論文名稱(外文):A DfT Technique for Asynchronous Circuit
指導教授:李建模
指導教授(外文):James Chien-Mo Li
學位類別:碩士
校院名稱:國立臺灣大學
系所名稱:電子工程學研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2008
畢業學年度:97
語文別:英文
論文頁數:74
中文關鍵詞:可測試設計掃描測試非同步電路可測試設計
外文關鍵詞:Design-for-testscan testAsynchronous DfT
相關次數:
  • 被引用被引用:0
  • 點閱點閱:191
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文提出了一個適用於非同步延遲非敏感電路的掃描測試技術。本文提出的是一個真正非同步的掃描練設計,因為完全不需要任何的時脈控制,即使在測試模式下也不需要時脈控制,而是以非同步的方式來完成掃描。可達到完整掃描且測試圖樣可以組合邏輯式自動圖樣產生器來產生。在非同步的8051資料路徑的電路模擬上可以達到99.59%的高錯誤涵蓋率且相較於之前的技術只需要較少面積消耗。本文所提出的技術已在玻璃基板上的非晶矽薄膜電晶體電路晶片上實做成功。本技術對於非同步延遲非敏感電路及其相關應用電路,例如:大面積的系統晶片設計、全域非同步且區域同步的系統電路設計、軟性電子、系統整合型面板、等,提供了一個很好的掃描測試技術。
This thesis presents a scan test technique for asynchronous delay-insensitive circuits. A true asynchronous scan chain design is proposed because no clock is needed even in the test mode and scan testing can be done in asynchronous way. Full scan is available and test pattern generation can be performed by combinational automatic test pattern generation tool. Experiments on an 8051 datapath circuit show that the fault coverage is as high as 99.59% and the area overhead is smaller than previous methods. The presented idea is successfully demonstrated in two chips of a-Si TFT technology on the glass substrate. This proposed scan test technique provides a good solution for the asynchronous delay-insensitive circuit applications, such as large area system chip, globally asynchronous locally synchronous system-on-chip, flexible electronics, and system-on-panel etc.
Table of Contents
摘要 ii
Abstract iii
Table of Contents iv
List of Figures vi
List of Tables ix
Chapter 1 Introduction 1
1.1 Motivation 1
1.2 Proposed Technique 3
1.3 Contributions 4
1.4 Thesis Organization 5
Chapter 2 Background 6
2.1 Dual Rail Asynchronous Circuits 6
2.2 Past Research in Asynchronous DfT 12
2.2.1 LSSD based testing method 12
2.2.2 Synchronous based testing method 14
2.2.3 Mux-scan testing method 16
2.2.4 Scan test for asynchronous pipeline with dynamic gates 19
2.2.5 Scan method for asynchronous interconnect 22
2.3 Thin Film Transistor Technology 24
2.4 Globally Asynchronous Locally Synchronous 26
Chapter 3 Proposed Technique 28
3.1 Scan Latches and Multiplexers 28
3.2 Asynchronous Scan Chain for Pipeline Circuit 31
3.3 Testing Asynchronous Finite State Machine 41
3.4 Asynchronous Interconnection in GALS SoC 45
3.5 Test Pattern Generation and Fault Detection 50
3.5.1 ATPG constraints 50
3.5.2 Fault detection 51
3.5.3 Untestable faults 52
Chapter 4 Experimental Results 57
4.1 Simulation 57
4.2 Implementation on TFT circuit 59
4.3 Comparisons with other DfT technique 63
Chapter 5 Discussion and Future Work 67
5.1 Discussion 67
5.2 Future Work 68
Chapter 6 Summary 70
References 71
[Amde 05] M. Amde, T. Felicijan, A. Efthymiou, D. Edwards, L. Lavagno, “Asynchronous on-chip networks,” Proceedings of IEE Computers and Digital Techniques, pp.273-283, 2005.
[Bainbridge 02] W.J. Bainbridge, S.B. Furber, “Chain: a delay-insensitive chip area interconnect,” IEEE Micro, pp16-23, 2002.
[Bainbridge 03] W.J. Bainbridge, W.B. Toms, D.A. Edwards, S.B. Furber, “Delay-insensitive, point-to-point interconnect using m-of-n codes,” Proceedings of International Symposium on Asynchronous Circuits and Systems, pp.132-140, 2003.
[Beest 02] Frank te Beest, Ad Peeters, Marc Verra, Kees van Berkel, Hans Kerkhoff, “Automatic Scan Insertion and Test Generation for Asynchronous Circuits,” Proceedings of International Test Conference, p.804, 2002.
[Beest 05] Frank te Beest, Ad Peeters, “A Multiplexor Based Test Method for Self-Timed Circuits” Proceedings of International Symposium on Asynchronous Circuits and Systems, pp.166-175, 2005.
[Beigne 05] E. Beigne, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, “An asynchronous NOC architecture providing low latency service and its multi-level design framework,” Proceedings of International Symposium on Asynchronous Circuits and Systems, pp.54-63, 2005.
[Berkel 99] C.H. van Berkel, M.B. Josephs, S.M. Nowick, “Applications of asynchronous circuits,” Proceedings of the IEEE, pp.223-233, 1999.
[Berkel 02] K. van Berkel, A. Peeters, F. te Beest, “Adding synchronous and LSSD modes to asynchronous circuits,” Proceedings of International Symposium on Asynchronous Circuits and Systems, pp.161-170, 2002.
[Dobkin 04] R. Dobkin, R.Ginosar, C.P. Sotiriou, “Data synchronization issues in GALS SoCs,” Proceedings of International Symposium on Asynchronous Circuits and Systems, pp.170-179, 2004.
[Efthymiou 05] A. Efthymiou, J. Bainbridge, D. Edwards, “Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.1384-1393, 2005.
[Fishburn 90] J.P. Fishburn, “Clock skew optimization,” IEEE Transactions on Computers, pp.945-951, 1990.
[Friedman 01] E.G. Friedman, “Clock distribution networks in synchronous digital integrated circuits,” Proceedings of the IEEE, pp.665-692, 2001.
[Furber 00] S. B. Furber, D. A. Edwards, J. D. Garside, “AMULET3: a 100 MIPS Asynchronous Embedded Processor,” Proceedings of International Conference on Computer Design, pp.329-334, 2000.
[Gageldonk 98] H. Gageldonk, K. Berkel, A. Peeters, “An Asynchronous Low Power 80C51 Microcontroller,” Proceedings of Advanced Research in Asynchronous Circuits and System, pp.96-107, 1998.
[Hauck 95] S. Hauck, “Asynchronous design methodologies: an overview,” Proceedings of IEEE ,pp.69-93, 1995.
[Hulgaard 95] H. Hulgaard, S. M. Burns, G. Borriello, “Testing asynchronous circuits: a survey,” the VLSI Journal, pp.111-131, 1995.
[ITRS 07] Semiconductor Industry Association, International Technology Roadmap for Semiconductors 2007 Edition-Design, (ITRS2007), http://www.itrs.net/Links/2007ITRS/2007_Chapters/2007_Design.pdf
[Kang 99] Yong-Seok Kang; Kyung-Hoi Huh; Sungho Kang; “New scan design of asynchronous sequential circuits,” Proceedings of IEEE Asia Pacific Conference on ASIC, pp.355-358, 1999.
[Karaki 05] N. Karaki, T. Nanmoto, H. Ebihara, S. Utsunomiya, S. Inoue, T. Shimoda, “A flexible 8b asynchronous microprocessor based on low temperature poly-silicon TFT technology,” ISSCC 2005.
[Khoche 95] A. Khoche, E. Brunvand, “A Partial Scan Methodology for Testing Self-Timed Circuits,” Proceedings of IEEE VLSI Test Symposium, pp. 283-289, 1995.
[Kishinevsky 98] M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Saldanha, A. Taubin. “Partial-Scan Delay fault Testing of Asynchronous Circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp.1184-1199, 1998
[Krstic 06] M. Krstic, E. Grass, C. Stahl, M. Piz, “System integration by request-driven GALS design,” Proceedings of IEE Computers and Digital Techniques, pp.362-372, 2006.
[Lee 03] B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguch, S. Yamazaki, “A CPU on glass substrate using CG-silicon TFT,” ISSCC 2003.
[Lines 04] A. Lines, “Asynchronous interconnect for synchronous SoC design,” IEEE Micro, pp. 32-41, 2004.
[Moore 02] S. Moore, G. Taylor, R. Mullins, P. Robinson, “Point to point GALS interconnect,” Proceedings of IEEE international Symposium on Asynchronous Circuits and System, pp.69-75, 2002.
[Nanya 94] T. Nanya, Y. Ueno, H. Kagotani, M. Kuwako, A. Takamura, “TITAC: Design of a Quasi-Delay-Insensitive Microprocessor,” Proceedings of IEEE Design & Test of Computers, pp.5-63, 1994.
[Nowick 99] S.M. Nowick, M.B. Josephs, C.H. van Berkel, “Special issue on asynchronous circuits and systems,” Proceedings of IEEE, pp.219-222, 1999
[Petlin 95] O.A. Petlin, S.B. Furber, “Scan testing of asynchronous sequential circuits,” Proceedings of Great Lakes Symposium on VLSI, pp224-229, 1995.
[Ronckon 94] M. Ronckon, “Partial scan test for asynchronous circuits illustrated on a DCCerror corrector,” Proceedings of Advanced Research in Asynchronous Circuits and Systems, pp.247-256, 1994.
[Servati 02] P. Servati, A. Nathan, “Modeling of the static and dynamic behavior of hydrogenated amorphous silicon thin-film transistors,” Journal of Vacuum Science and Technology A, Vacuum, Surfaces, and Films, vol. 20, pp. 1038-1042, 2002.
[Sparsø 01] J. Sparsø, S. Furber, “Principles of Asynchronous Circuit design – A system Perspective,” Kluwer Academic Publishers, 2001.
[Tsukisaka 00] M. Tsukisaka, T. Nanya, “A testable design for asynchronous fine-grain pipeline circuits,” Proceedings of Pacific Rim International Symposium on Dependable Computing, pp.148-155, 2000.
[Wey 93] C.L. Wey, M.D. Shieh, P.D. Fisher, “ASLCScan: A scan design technique for asynchronous sequential logic circuits,” Proceedings of the IEEE international Computer Design Conference, pp. 159-162, 1993.
[Wissmiller 05] K.R. Wissmiller, J.E. Knudsen, T.J. Alward, Z.P. Li, D.R. Allee, L.T. Clark, “Reducing power in flexible a-Si digital circuits while preserving state,” Proceedings of the IEEE Custom Integrated Circuits Conference, pp.219-222, 2005.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top