|
[1]L. Benini, E. Macii, M. Poncino, and G. D. Micheli, “Telescopic units: A new paradigm for performance optimization of VLSI designs," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 17, pp. 220-232, Mar. 1998.
[2]D. Blaauw, et al., "Razor II: In situ error detection and correction for PVT and SER tolerance," in Proc. ISSCC, 2008, pp. 400-622.
[3]S. Borkar, et al., "Parameter variations and impact on circuits and microarchitecture," in Proc. DAC, 2003, pp. 338-342.
[4]K. A. Bowman, S. G. Duvall, and J. D. Meindl, "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE J. Solid-State Circuits, vol. 37, pp. 183-190, Feb. 2002
[5]T. Burd, et al., "A dynamic voltage scaled microprocessor system," in Proc. ISSCC, 2000, pp. 294-295
[6]F. Busaba, T. Slegel, S. Carlough, C. Krygowski, and J. G. Rell, "The design of the fixed point unit for the z990 microprocessor," in Proc. GLSVLSI, 2004, pp. 364-367.
[7]K. Choi, R Soma, and M Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance trade-off based on the ratio of off-chip access to on-chip computation times," in Proc. DATE, 2004, pp. 18-28.
[8]S. Das, et al., "A self-tuning dynamic voltage scaled processor using delay-error detection and correction," IEEE J. Solid-State Circuits, vol. 41, pp. 1-4, Apr. 2006.
[9]D. Ernst, et al., "Razor: A low-power pipeline based on circuit-level timing speculation," in Proc. MICRO, 2003, pp. 7-8.
[10]M. Figueiredo and R. Aguiar, "A study on CMOS time uncertainty with technology scaling," in Proc. PATMOS, 2009, pp. 146-155.
[11]S. Ghosh, S. Bhunia, and K. Roy, "CRISTA: a new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 26, pp. 1947-1956, Nov. 2007.
[12]S. Ghosh, et al. "Tolerance to small delay defects by adaptive clock stretching," in Proc. IOLTS, 2007, pp. 244-252.
[13]S. Ghosh and K. Roy, "Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching," in Proc. ASPDAC, 2008, pp. 635-640.
[14]M. M. Islam and P. Stenstrom, "Reduction of energy consumption in processors by early detection and bypassing of trivial operations," in Proc. IC-AMOS, 2006, pp. 28-34.
[15]X. Liang, G. Y. Wei, and D. Brooks, "Revival: A variation-tolerant architecture using voltage interpolation and variable latency," in Proc. ISCA, 2008, pp. 191-202.
[16]X. Liang and D. Brooks, “Mitigating the impact of process variations on processor register files and execution units,” in Proc. MICRO, 2006, pp. 504-514.
[17]D. Mohapatra, G. Karakonstantis, and K. Roy, "Low-power process-variation tolerant arithmetic units using input-based elastic clocking," in Proc. ISLPED, 2007, pp. 74-79.
[18]J. Pouwelse, K. Langendoen, and H. Sips, ”Dynamic voltage scaling on a low-power microprocessor," in Proc. MobiCom, 2007, pp. 251-259.
[19]R. Rao, A. Srivastava, and D. Sylvester, ”Statistical estimation of leakage current considering inter- and intra-die process variation," in Proc. ISLPED, 2003, pp. 84-89.
[20]D. Seal, ARM Architecture Reference Manual, Pearson Education, 2000.
[21]G. Semeraro, et al., "Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling," in Proc. HPCA, 2002, pp. 29-40.
[22]K. Skadron, et al., "Temperature-aware microarchitecture: Modeling and implementation," ACM Transactions on Architecture and Code Optimization, vol. 1, pp. 94-125, Mar. 2004.
[23]A. Tiwari, S. R. Sarangi, and J. Torellas, "ReCycle: pipeline adaptation to tolerate process variation," in Proc. ISCA, 2007, pp. 323-334.
[24]L. Wan and D. Chen, "DynaTune: circuit-level optimization for timing speculation considering dynamic path behavior," in Proc. ICCAD, 2009, pp. 172-179.
[25]A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE J. Solid-State Circuits, vol. 40, pp. 310-319, Jan. 2005.
[26]A. Wang, et al., Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice, Springer, 2008.
|