[1]王文志,「建立評估晶圓批預計產出時間可達成性之機制」,逢甲大學工業工程與系統管理研究所碩士論文 (2005)。[2]王相弼,「DBR模式在記憶體晶圓針測廠之應用」, 國立交通大學工業工程與管理所碩士論文 (2008)。[3]任筱立,陳鈺璋,「中小型企業回應能力之提升-先進規劃排程之系統建置」,建國科大學報,Vol. 28, NO. 1, pp. 63-80 (2006)[4]巫啟彰,「半導體晶圓製造廠中等候時間限制作業的放行控制法則」,國立清華大學工業工程與工業管理研究所碩士論文 (2006)。[5]林玉貞,「限制驅導排程方法在晶圓廠黃光區之應用」, 國立交通大學工業工程與管理研究所碩士論文 (2000)。[6]林於杏,蔡志宏,徐光弘,李慶恩,「半導體晶圓製造廠黃光區派工法則之研究」,中華管理評論國際學報,Vol.6, NO.6 (2003),上網日期:2008/1/4,網址:http://cmr.ba.ouhk.edu.hk/cmr/webjournal/v6n6/6-6-7.pdf。
[7]林龍欽,「現場流程資料模式的構建與應用-以半導體封裝業在製品管制系統為例」,國立交通大學工業工程與管理所博士論文 (2000)。[8]林則孟,系統模擬理論與應用,台北:滄海書局發行(2001)。
[9]洪文章,「晶圓廠之限制驅導式兩階段生產排程的應用-求最適當週期時間」,中華大學工業工程與管理研究所碩士論文 (1999)。[10]胡方華,「300mm DRAM 晶圓廠模擬實驗平台建構與預約式搬運、投片派工機制之研究」,國立雲林科技大學工業工程與管理所碩士論文 (2007)。[11]高正峰,「半導體廠提高達交率的派工法則」, 國立交通大學工業工程與管理研究所碩士論文 (2003)。[12]張逸輝,「晶圓廠模擬模式之建立與分析」,國立成功大學製造工程研究所碩士論文 (2004)。[13]許棟梁,黃嘉若,「半導體製造廠黃光區機台規劃的模擬研究」,計量管理期刊 ,Vol. 3, NO. 1, pp. 79-94 (2006)。
[14]劉其昌,「晶圓批量異常等待時間為導向之派工法則」,國立交通大學工業工程與管理研究所碩士論文 (2002)。[15]謝忠良,「動態隨機存取記憶體廠投片規劃模擬分析探討」,長庚大學企業管理研究所碩士論文 (2004)。[16] 羅文雄,蔡容輝,鄭岫盈譯,半導體製造技術,台北:滄海書局(2007).
[17]Chen, Chien-Yu., Zhao, Zhen-ying., and Ball, “Quantity and Due Date Quoting Available to Promise,” Information Systems Frontiers, Vol. 3, NO. 4, pp. 447-448, (2001).
[18]Dummler, M.A., “Analysis of the Instationary Behavior of A Wafer Fab During Product Mix Changes,” Proceedings of the Winter Simulation Conference, Vol. 2, pp. 1436-1442, (2000).
[19]Haller, M. , Peikert, A., Thoma, J., “Cycle Time Management during Production Ramp-up,” Robotics and Computer Integrated Manufacturing, Vol. 19 , NO.1, pp. 183-188 (2003).
[20]Kuo, Y., Yang, T., Peters, B.A., and Chang, I., “Simulation Metamodel Development Using Uniform Design and Neural Networks for automated material handling systems in semiconductor wafer fabrication,” Simulation Modelling Practice and Theory, Vol. 15, NO.8, pp. 1002-1015, (2007).
[21]Lin, Y.H., and Lee, C.E., “A Total Standard WIP Estimation Method for Wafer Fabrication,” European Journal of Operational Research, Vol. 131, NO. 1, pp.78-94, (2001).
[22]Meyersdorf, D., and Yang, T., “Cycle time reduction for semiconductor wafer fabrication facilities,” IEEE /SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp. 418-423, (1997).
[23]Nemoto, K., Akcali, E., and Uzsoy, R.M., “Quantifying the Benefits of Cycle Time Reduction In Semiconductor Wafer Fabrication,” IEEE Transactions on Electronics Packaging Manufacturing, Vol. 23, NO. 1, PP. 39-47, (2000).
[24]Nayani, N., and Mollaghasemi, M., “Validation and Verification of the Simulation Model of a Photolithography Process In Semiconductor Manufacturing,” Proceedings of the Winter Simulation Conference, Vol. 2, pp. 1017–1022, (1998).
[25]Nazzal, D., Mollaghasemi, M., and Anderson, D., “A Simulation-based Evaluation of the Cost of Cycle Time Reduction in Agere Systems Wafer Fabrication Facility – A Case Study,” International Journal of Production Economics, Vol. 100, NO.2, pp. 300-313, (2006).
[26]O’Neil, P., “Performance Evaluation of Lot Dispatching and Scheduling Algorithms Through Discrete Event Simulation,” IEEE/SEMI International Semiconductor Manufacturing Science Symposium, pp. 21-24, (1991).
[27]Potoradi, J., Winz, G., and Lee, W.K., “Determining Optimal lot-size for a semiconductor back-end factory,” Proceedings of the Winter Simulation Conference, Vol. 1, pp. 720-726, (1999).
[28]Potti, K., and Whitaker, M., “Cycle Time Reduction At a Major Texas Instruments Wafer Fab,” IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, pp. 106-110, (2003).
[29]Robert, G.S., “Verification and Validation Of Simulation Models,” In: D.J. Medeiros, E.F. Watson, J.S. Carson and M.S. Manivannan, (eds.) Proceedings of the Winter Simulation Conference, pp.121-130, (1998).
[30]Rose, O., “Improved Simple Simulation Models for Semiconductor Wafer Factories,” Proceedings of the Winter Simulation Conference, pp. 1708-1712, (2007).
[31]Rose, O., “Simulation Experimental Investigation on Job Release Control in Semiconductor Wafer Fabrication,” Proceedings of the Winter Simulation Conference, pp. 1737-1746 (2007).
[32]Sivakumar, A.I., “Simulation Based Cause and Effect of Analysis of Cycle Time Distribution in Semiconductor Backend,” Proceedings of the Winter Simulation Conference, 2, pp.1464-1471, (2000).
[33]Swe, A.N., Gupta, A.K., Sivakumar, A.I., and Lendermann, P., “Cycle time reduction at cluster tool in semiconductor wafer fabrication,” IEEE Electronics Packaging Technology Conference, pp. 671-677, (2006).
[34]Tien, V.S.Y., Teck, Y.E., Govindasamy, G.D., and Kamaruddin, S., “Application of Autosched AP Simulation Model in Wafer Fab,” IEEE International Conference on Semiconductor Electronics, pp. 846-850, (2006).
[35]Wien, L.M., “Scheduling Semiconductor Wafer Fabrication,” IEEE Transactions On Semiconductor Manufacturing, Vol. 1, NO. 3, pp.115-130, (1988).
[36]Zhang, M.T., and Tag, P.H., “Cycle Time Reduction Through Preventive Maintenance De-clustering,” IEEE International Symposium on Semiconductor Manufacturing, pp. 70-73, (2006).