〔1〕 康和投顧,「車用及消費性IC:成長率逐年走揚」,2007年5月。
〔2〕 經濟部投資業務處,「汽車零組件及車用電子之產業分析與投資機會」,97 年 2 月。
〔3〕 H. C. Cheng, K. N. Chiang, and M. H. Lee, “An alternative local/global finite element approach for ball grid array typed packages”, ASME Trans., J. Electron. Packages, vol. 120, pp. 129–134, 1998.
〔4〕 J. M. Illston, J. M. Dinwoodie, and A. A. Smith, ”Concrete, Timber and Metals”, Van Nostrand Reinhold, Crystal City, VA, 1979.
〔5〕 R. Lin, E. Blackshear and P. Serisky, "Moisture Induced Package Cracking in Plastic Encapsulated Surface Mount Components During Solder Reflow Process", in Proc. Int. Reliability Physics Symposium, pp. 83-89, 1988.
〔6〕 E. Suhir, “Predicted Bow of Plastic Packages of Integrated Circuit(IC) Devices”, Journal of Reinforced Plastic and Composite, Vol.12, pp.951-972, 1993.
〔7〕 Q.S.M.Ilyas, B.Roberts, “Moisture sensitivities of SM packages, structural analysis In microelectronics and fiber optics”, ASME, EEP Vol. 7, pp. 145-156, 1993.
〔8〕 Yip, L., Hamzehdoost, A., Inc, V. T. and San Jose, CA.“Package warpage evaluation for high performance PQFP”, IEEE ,1995.
〔9〕 Tay, AAO, Lin, TY.“Effects of moisture and delamination on cracking of plastic IC packages during solder reflow”, IEEE,1998.
〔10〕 Sung Yi, Jing sua Goh, and Ji cheng Yang, “Residual stresses in plastic IC packages during surface mounting process receded by moisture soaking test”, IEEE Transcation on Components, Packing and Manufacturing Technology-Part B, nol.20, no.3, August 1997.
〔11〕 Fukui, Y., Yano, Y.,Juso, H., Matsune, Y., Miyata, K., Narai, A., Sota, Y., Takeda, Y., Fujita, K., and Kada, M.,“ Triple-Chip Stacked CSP”, IEEE Electronic Components and Technology Conference pp.385-389, 2000.
〔12〕 陳育儒,「三維晶方尺寸構裝之尺寸效應的數值探討」,成功大學工程科學系,碩士畢業論文,民國91年6月。〔13〕 Mercado, L.L., Wieser, H. and Hauck, T.,“ Multichip Package Delamination and Die Fracture Analysis”, IEEE Transaction on Advanced Packaging, Vol. 26, pp. 152-159, 2003.
〔14〕 邱碧秀編著,微系統封裝原理與技術,滄海書局,2005年1月。
〔15〕 住友電木(Sumitomo Bakelite),電子材料研究所(EDL),環氧樹脂(Epoxy Molding Compound)EMC之基本介紹。
〔16〕 Moon, J. F., Kim, J. C., Lee, H. T., Lee, S. S., Yoon, Y. T. and Song, K. B. “Time-varying failure rate extraction in electric power distribution equipment”, IEEE , 2006.
〔17〕 HS Jang, Failure Analysis of Flip Chip, Sonix Korea.
〔18〕 ISO 16750-4:2003(E) , “Environmental conditions and testing for electrical and electronic equipment-Part 4: Climatic loads”.
〔19〕 李成傑,「三維導線架型式構裝翹曲與應力分析」,雲林科技大學機械工程系,碩士畢業論文,民國94年6月。〔20〕 鐘文仁,陳佑任 編著,IC封裝製程與CAE應用修訂版,全華科技圖書,2005年5月。
〔21〕 馮克林,「可靠度加速測試概觀」,工業材料151期,88年7月。〔22〕 陳慶宗,「半導體封裝可靠度需求」,工業材料127期,86年7月。〔23〕 馮克林,「封裝元件可靠度加速測試及失效評估」,工業材料158期,89年2月。〔24〕 傅寬裕,半導體IC產品可靠度:統計、物理與工程,五南書局,2009年6月。