[1]F. Sun and T. Zhang, “Parallel high-throughput limited search trellis decoder VLSI design, ”IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 13, pp. 1013 – 1022, Oct. 2005.
[2]M.-D. Shieh, T.-P. Wang and D.-W., Yang, “Low-power register-exchange survivor memory architectures for Viterbi decoders,” IET Circuits, Devices & Syst., Vol.3,pp. 83 – 90, Apr. 2009.
[3]J.-S. Han, T.-J. Kim and C. Lee,“High performance Viterbi decoder using modified register exchange methods,” Proc. International Symposium on Circuits and Systems,Vol.3, Sep. 2004., pp.III - 553-6.
[4]D.-J. Lin, C.-C. Lin, C.-L. Chen, H.-C. Chang and C.-Yi Lee, “A Low-Power Viterbi Decoder Based on Scarce State Transition and Variable Truncation Length,” International Symposium on VLSI Design, Automation and Test., Jun. 2007. , pp.1 – 4.
[5]C.B. Shung, P.H. Siegel, G. Ungerboeck and H.K. Thapar, “VLSI Architectures for Metric Normalization in the Viterbi Algorithm,” IEEE International Conference on Communications. ICC ''90,, Aug. 1990, pp.1723-1728.
[6]Dae-Il Oh and Sun-Young Hwang, “Design of a Viterbi decoder with low power using minimum-transition traceback scheme,” Electronics Letters, pp.2198 – 2199, Nov. 1996.
[7]Yi-Tse Lai and Kelvin, “An efficient metric normalization architecture for high-speed low-power viterbi decoder,” TENCON 2007, Oct. 2007, pp.1 – 4.
[8]M.-H. Chan, W.-Ta Lee, M.-C. Lin and L.-G. Chen, “IC design of an adaptive Viterbi decoder,” IEEE Trans. Consumer Electronics, Vol. 42, pp.52 - 62, Feb. 1996.
[9]J. J. and C.-y. Tsui,“Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition,” IEEE Trans. Very Large Scale Integration (VLSI) Syst.,Vol.15, pp.1172 – 1176, Oct. 2007.
[10]J. Jin and C.-Y. Tsui,“A Low Power Viterbi Decoder Implementation using Scarce State Transition and Path Pruning Scheme for High Throughput Wireless Applications, ”Proc. International Symposium on Low power Electronics and Design, Oct. 2006, pp. 406 – 411, 2006.
[11]T. Ishitani, K. Tansho, N. Miyahara, S. Kubota and S.Kato,“A scarce-state-transition Viterbi-decoder VLSI for bit error correction, ”IEEE Journal of Solid-State Circuits,Vol. 22, pp. 575 - 582, Aug. 1987.
[12]K. Maharatna, A. Troya, M. Krstic and E. Grass, “On the implementation of a low-power IEEE 802.11a compliant Viterbi decoder,” Proc. of 19th International Conference on VLSI Design., Jan. 2006.
[13]G. Feygin and P.G. Gulak, “Survivor sequence memory management in Viterbi decoders,”Proc. IEEE International Sympoisum on Circuits and Syst., vol.5, Jun. 1991, pp.2967 – 2970.
[14]J.-G Baek, S.-H. Yoon and J.-W. Chong, “Memory efficient pipelined Viterbi decoder with look-ahead trace back, ”IEEE International Conference on Electronics, Circuits and Systems,. Vol.2, 2001, pp.769 – 772.
[15]S. Kubota, S. Kato and T. Ishitani, “Novel Viterbi decoder VLSI implementation and its performance,” IEEE Trans. Commun., Vol.41, pp.1170 - 1178, Aug. 1993.
[16]C.-C. Lin, C.-C. Wu and Chen-Yi Lee, “A low power and high speed Viterbi decoder chip for WLAN applications, ”Proc. 29th European. Solid-State Circuits Conf., sept. 2003, pp.723 – 726
[17]G. Feygin and P. Gulak, “Architectural tradeoffs for survivor sequence memory management in Viterbi decoders,” IEEE Trans. Commun., vol.41, pp.425 – 429, Mar. 1993.
[18]S.L.Haridas, “Design of Viterbi decoder with modified traceback and hybrid register exchange processing, ”Proc. International Conference on Advances in Computing, Communication and Control, 2009, pp. 223-226.
[19]C. Keawsai, K. Sripimanwat and A. Lasakul, “Modified Register Exchange Method of Viterbi Decoder for 3GPP Mobile System, ”The First Electrical Engineering/Electronics, Computer, Telecommunications, and Information Technology (ECTI), May 2004.
[20]黃仕吉,“應用於無線通訊系統之低功率迴旋碼解碼器,”碩士論文,國立成功大學資訊工程學系,中華民國九十八年六月.