|
[1] International Technology Roadmap for Semiconductor (ITRS) (2009). [2] 施敏, 伍國珏 著 張鼎張, 劉柏村 譯, “半導體元件物理學 第三版,” 國立 交通大學出版社。 [3] K.-J. Chui, K.-W. Ang, N. Balasubramanian, M.-F. Li, G. S. Sanudra, and Y.-C. Yeo, “n-MOSFET With Silicon-Carbon Source/Drain for Enhancement of Carrier Transport,” IEEE Trans. Electron Device, vol. 54, no. 2, pp. 249-256, Feb. 2007. [4] Y.-C. Lin, H Yamaguchi, E.-Y. Chang, Y.-C. Hsieh, M. Ueki, Y. Hirayama, C.-Y. Chang, “Growth of very-high-mobility AlGaSb/InAs high-electron-mobility transistor structure on si substrate for high speed electronic applications,” Applied Physics Lett., vol. 90, no. 2, pp. 023509 – 023509-3, 2007. [5] B. R Bennett, B. P. Timkham, J. B. Boss, M. D. Lange, and R. Tsai, “Materials growth for InAs high electron mobility transistors and circuits,” J. Vac. Sci. Technol. B, vol. 22, no. 2, pp. 688-694, 2004. [6] R. J. P. Lander, Y. V. Ponomarev, J. G. M. van Berkum, and W. B. de Boer, “High Hole Motilities in Fully-Strained Si1-xGex Layers (0.3significance for SiGe pMOSFET Performance,” IEEE Trans. Electron Device, vol. 48, no. 8, pp. 1826-1832, Aug. 2001. [7] L. Washington, F. Nouri, S. Thirupapuliyur, G. Eneman, P. Verheyen, V. Moroz, L. Smith, X. Xu, M. Kawaguchi, T. Huang, K. Ahmed, M. Balseanu, L.-Q. Xia, M. Shen, Y. Kim, R. Rooyackers, K. De Meyer and R. Schreutelkamp, “pMOSFET With 200% Mobility Enhancement Induced by Multiple Stressors,” IEEE Electron Device Lett. , vol. 27, no. 6, pp. 511-513, June 2006. 62 [8] H.-W. Chen, C.-H. Ko, T.-J. Wang, C.-H. Ge, Kehuey Wu, and W.-C. Lee, “Enhanced Performance of Strained CMOSFETs Using Metallized Source/Drain Extension (M-SDE),” in VLSI Technology Symposium, 2007, pp. 118-119. [9] W.-C. Lee, B. Watson, T.-J. King, and C. Hu, “Enhancement of PMOS Device Performance with Poly-SiGe Gate,” IEEE Electron Device Lett. , vol. 20, no. 5, pp. 232-234, May 1999. [10] W. C. Yeh, R. C. Jaeger, and K. B. Cook, “A New CMOS Structure with Vertical p-Channel Transistors,” IEEE Electron Device Lett. , vol. 4, no. 6, pp. 196-198, June 1983. [11] K.-C. Liu, S.K. Ray, S.K. Oswal, N.B. Chakraborti, R.D. Chang, D.L. Kencke, and S.K. Banerjee, “Enhancement of Drain Current in Vertical SiGe/Si PMOS Transistors Using Novel CMOS Technology,” in Device Research Conf., 1997, pp. 128-129. [12] D. A. Neamen 著 楊賜麟 譯, “半導體物理與元件,” 滄海書局。 [13] T.-P. Ma, Semiconductor International, 10/8/2008. [14] T. Nakamura, M. Yamamoto, H. Ishikawa, and M. Shinoda, “Submicron Channel MOSFET''s Logic Under Punchthrough,” IEEE Journal of Solid-State Circuits vol. 13, no. 5, pp. 572-577, 1978. [15] V. Nathan and N. C. Das, “Gate-Induced Drain Leakage Current in MOS Devices,” IEEE Trans. Electron Device, vol. 40, no. 10, pp. 1888-1890, Oct. 1993. [16] X. Yuan, J.-E. Park, J. Wang, E. Zhao, D. C. Ahlgren, T. Hook, J. Yuan, V. W. C. Chan, H. Shang, C.-H. Liang, R. Lindsay, S. Park, and H. Choo, “Gate-Induced-Drain-Leakage Current in 45-nm CMOS Technology,” IEEE Trans. Device and Materials Reliability, vol. 8, no. 3, pp. 501-508, Sep 2008. [17] A. Chaudhry and M. J. Kumar, ”Controlling Short-Channel Effects in 63 Deep-Submicron SOI MOSFETs for Improved Reliability,” IEEE Trans. Device and Materials Reliability, vol. 4 no. 1, pp. 99-109, Mar 2004. [18] S. Veeraraghavan and J. G. Fossum, ”Short-Channel Effects in SOI MOSFETs,” IEEE Trans. Electron Device, vol. 36, no. 3, pp. 522-528, Mar 1989. [19] J.-P. Coling, ”Silicon-On-Isolator Technology:Materals to VLSI, ”Kluwer Academic Publishers, pp. 107-208. [20] A S. Sedra and K. C. Smith, “Microelectronic Circuits fifth editon,” Oxford University press. [21] F.-C. Hsu, R. S. Muller, C. Hu and P.-K. Ko, “A Simple Punchthrough Model for Short-Channel MOSFET''s,” IEEE Trans. Electron Device, vol. 34, no. 10, pp. 1354-1359, Aug. 1983. [22] User’s Manual, ISE-TCAD, 2004. [23] S.-M. Kang and Y. Leblebigi 著 黃光正, 吳紹懋 譯, “CMOS 數位積體電路 分析與設計,” 全華科技圖書股份有限公司。
|