|
1.Http://www.tsmc.com/chinese/b_technology/b01_platform/b0101_ adva 2.http://www.tsmc.com.tw, “40 and 45 Nanometer Process Technology” 3.Edited by Sanka Ganesan, Michael Pecht, “ Lead-Free Electronics”, 2004 Edition, Calce, Maryland, p47-63, p164-165 4.http://www.sgte.org/ 5.JESD22-A104,”Temperature Cycling” rev D, March 2009, [JEDEC] 6.Hance,W. B., and N.-C. Lee,”Voiding Mechanisms in SMT,” China Lake’s 17thAnnual Electronics Manufacturing Seminar, China Lake, CA, February 2–4, 1993. 7.Ning-Cheng Lee, “Reflow Soldering Processes and Troubleshooting: SMT, BGA, CSP and Flip Chip Technologies”, Newnes, New York 2000, p171-180 8.AMD, U.S. Patent 11/832,486 9.Data sheet from Hitachi Chemical Corp. 10.Data sheet from Sumitomo Chemical Corp. 11.Data sheet from Namics Corp 12.Ahn, Eun-Chul et al., “Reliability of Flip Chip BGA Package on Organic Substrate,” Proc 50th Electronic Components and Technology Conference, May 2000, pp. 1215 – 1220. [conference] 13.Qing Tan et al., “Failure Mechanisms of flip chip DCA assembly using eutectic Solder “, 2000 IEEE, [conference] 14.J-STD-030, “Guideline for Selection and Application of Underfill Material for Flip Chip and other Micropackages”, Draft 7, Dec 2000, pp. 9-10. [JEDEC] 15.Vijay Wakhharkar et al., “Material Technologies for Thermomechanical Management of Organic Package”, Intel Technology Journal Vol. 9, issue 4, 2005 16.Ken Gilleo, “Area Array Packaging Processes: for BGA, Flip Chip, and CSP”, McGraw-Hill , October 2003, p135-139 17.John H. Lau “Flip Chip Technologies” ,McGraw-Hill, Inc New York, NY , 1995
|