|
[1] C. Berrou and A. Glavieux and P. Thitimajshima, “Near Shannon limit error-correcting coding and decoding: turbo codes,” in Proc. ICC ‘93, pp. 1064-1070, May 1993. [2] C. Berrou and A. Glavieux, “Near optimum error correcting coding and decoding: turbo-codes ,” IEEE Trans. Communication, Vol. 44, pp.1261-1271, Oct. 1996. [3] “3rd Generation Partnership Project; Technical Specification Group Radio Access Network; Multiplexing and channel coding(FDD) (Release 7),” 3GPP TS 25.212 v7.4.0, Mar. 2007. [4] L. R. Bahl, J. Coke, F. Jelink, and J. Raviv, “Optimal decoding of linear codes for minimizing symbol error rate,” IEEE Trans. Inform. Theory, Vol. 42, pp. 429-455, Mar. 1974. [5] P. Robertson, E. Villebrn, and P. Hoeher, “A comparison of optimal and sub-optimal MAP decoding algorithms operating in the domain,” in Proc. ICC’95, pp. 1009-1013, June 1995. [6] Forney, G. D., Jr., Concatenated Codes, Cambridge, Massachusetts: M. I. T. Press, 1966. [7] J. H. Yuen, et. al., “Modulation and Coding for Satellite and Space Communications,” in Proc. IEEE, vol. 78, no. 7, July 1990, pp. 1250-1265. [8] J. Hagenauer and P. Hoeher, “A Viterbi algorithm with soft-decision outputs and its applications,” in Proc. IEEE Global Telecommunications Conference 1989, Dallas, Texas, Nov. 1989, pp. 1680-1686. [9] J. A. Erfanian and S. Pasupathy, “Low-complexity parallel-structure symbol by symbol detection for ISI channels,” in Proc. IEEE Pacific Rim Conf. on Commu.,Computers and Signal Processing, pp. 350-353, June, 1989. [10] A. J. Viterbi, “An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes,” IEEE J. Select. Areas in Commu., vol. 16, pp. 260-264, Feb., 1998. [11] C. Bai, J. Jiang, and P. Zhang, “Simplified recursive structure for turbo decoder with Log-MAP algorithm,” IEEE 55th Conf., vol. 2, pp. 1012-1015, May, 2002. [12] P. J. Black and T. H. Meng, “A 140-Mb/s, 32-state, radix-4, Viterbi decoder,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1877–1885, Dec. 1992. [13] E. Boutillon, W. J. Gross, and P. G. Gulak, “VLSI architectures for the MAP algorithm,” IEEE Trans. on Commu., vol. 51, No. 2, Feb., 2003.
|