臺灣博碩士論文加值系統

負載平衡布可夫范紐曼交換機具備很好的擴充性和100%的交換效能，已廣泛被許多著名的國際研究團隊討論，而我們組成了一個團隊去了解此一交換機架構的雛型。在這篇論文中，我們聚焦於高效率的電源系統設計來滿足所有的功能模組和電源完整性設計以限制這個交換雛型時脈顫動的影響。
首先，為了滿足兩個優先準則：安全性和可靠性，我們的電源系統包含過載熔絲保護以及熱插拔控制器。先進電信運算架構是一個瞄準在電信市場所新定義的規格，而我們採購了符合AdvancedTCA規格的標準機櫃為平台，在平台上開發我們的雛型。此機櫃提供兩路48V直流電源彼此互為備援以輸入於印刷電路板。為了操作低電壓的功能模組，如FPGA、SDRAM、以及SRAM，因此，我們套用了直流對直流轉換模組，將48V直流電壓轉換我們需求的電壓為12V、5V、3.3V、2.5V、1.8V、1.5V、1.25V以及0.75V。轉換模組設計產生需求電壓，繼承基本升壓和降壓電路。效能顯示這些轉換模組所產生的目標電壓準位在10%準確度的範圍內。此外，為了便於除錯，也設計模組隔離，以隔離在測試時的電源系統和功能模組。
穩固的電源完整性設計可以減輕時脈顫動，進一步提升系統穩定。我們提出所設計的兩種方法：印刷電路板層堆疊分配以及去耦合電容配置。交錯式電源層在印刷電路板層堆疊不僅隔離串擾的影響，而且還可以消除不必要的寄生電感所造成的電源陷落；藉由佈放去耦合電容靠近於電源汲極，當電流突然消耗時，以穩定電壓波動。

Load-balanced Birkhoff-von Neumann switch, known as scalable and theoretical 100% throughput achievable, is widely discussed in many famous international research groups, and we organized a team to realize a prototype of this switch architecture. In this paper，we focus on the efficient power subsystem design to power all the functional modules and power integrity design to restrict jitter effect of this switch prototype.
First of all, our power subsystem includes overload fuse protection and hot-swap controller to meet two priority criteria: safety and reliability. AdvancedTCA is a newly defined specification aiming at telecommunication market, and we purchased a standard AdvancedTCA chassis as a platform to build our prototype on it. This chassis provides two redundant 48VDC feeds to power the printed circuit board (PCB) inserted. To operate low voltage functional modules, such as FGPA, SDRAM, and SRAM, DC-DC conversion modules are necessary to convert 48VDC to the desired voltages: 12V, 5V, 3.3V, 2.5V, 1.8V, 1.5V, 1.25V, and 0.75V. Inheriting fundamental boost and buck circuits, conversion modules are designed to generate required voltages. Performance shows these conversion modules generate target voltage levels within 10% of accuracy. Besides, for the ease of debugging, isolation module is also designed to isolate power subsystem and functional modules during testing.
Solid power integrity design can mitigate jitter and further improve prototype stability. We address this design by two approaches: PCB layer stack allocation and decoupling capacitor deployment. Interleaving power planes in the PCB layer stack not only isolates crosstalk effect but also eliminates unwanted parasitical inductance which mainly causes power drop. Densely deploying decoupling capacitors near power drains to stabilize voltage levels upon sudden current draws.

摘要 I
ABSTRACT II
致謝 III
目錄 IV
圖目錄 VI
第一章 緒論 1
1.1 交換機介紹 1
1.2 研究動機 2
1.3 論文大綱 3
第二章 前言 4
2.1 先進電信運算架構 4
2.2 直流交換式電源供應器 6
2.2.1 簡介 6
2.2.2 降壓型轉換器 6
2.2.3 升壓型轉換器 8
2.3 電源完整性 9
2.3.1 非理想無時脈顫動信號傳遞 10
2.3.2 滿足電源完整性之電源輸送系統 12
2.3.3 去耦合電容對電源雜訊之影響 13
第三章 系統設計與實作 15
3.1 交換系統雛型直流電源需求分析和電源系統設計 16
3.2 雙48V直流電源匯入及過載熔絲保護致能電路 17
3.3 直流/直流電源轉換模組 20
3.3.1 2.5V直流電源供應器 20
3.3.2 1.8V及1.5V直流電源供應器 23
3.3.3 12V直流電源供應器 26
3.3.4 1.25V直流電源供應器 29
3.3.5 0.75V直流電源供應器 31
3.4 電源完整性設計 33
3.4.1 FPGA 34
3.4.2 SDRAM 35
3.4.3 SRAM 36
第四章 系統驗證 37
第五章 結論 48
參考文獻 49

[1] I. Keslassy, S.-T. Chuang, K. Yu, D. Miller, M. Horowitz, O. Solgaard, and N. McKeown, “Scaling internet routers using optics,” in Proc. ACM SIGCOMM ’03, Karlsruhe, Germany, Aug. 2003.
[2] Y. Shen, S. Jiang, S. S. Panwar, and H. J. Chao, “Byte-Focal: a practical load-balanced switch, “ IEEE Workshop on High Performance Switching and Routing, Hong Kong, May 2005.
[3] C. Koksal, R. Gallager, and C. Rohrs, “Rate quantization and service quality over single crossbar swtiches,” IEEE INFOCOM 2004.
[4] J.-J. Jaramillo, F. Milan, and R. Srikant, “Padded frames: a novel algorithm for stable scheduling in load-balanced switches.”
[5] J. Gripp, J.E. Simsarian, P. Bernasconi, J.D. Le Grange, L. Zhang, L. Buhl, D. Stiliadis, D.T. Neilson, M. Zirngibl, “Load balanced optical packet router based on 40Gb/s wavelength converters and time buffers.”
[6] Raymond Yim, Natasha Devroye, Vahid Tarokh and H. T. Kung, “Achieving fairness in generalized processor sharing for Network Switches.”
[7] Tim Jaynes, “Jitter, Power Integrity, and Proper PDS Design for FPGA Systems,” http://klabs.org/richcontent/MAPLDCon03/papers/b/b6_jaynes_p.pdf.
[8] S.H. Hall, G.W. Hall, et al. , “High-Speed Digital System Design—A handbook of interconnect theory and design practices,” Wiley-Interscience Publication, 2000.
[9] James L. Knighten, et. al., “PDN Design Strategies II. Ceramic SMT Decoupling Capacitors – Does Location Matter?” IEEE EMC Society Newsletter2006.
[10] LeadingInsights, “Power Integrity: IC, Package and Board Co-Design,“
http://www.ansoft.com/leadinginsight/pdf/High Performance SI-PI Design/Power Integrity-IC, Package, Board Co-Design-Xilinx.pdf
[11] Texas Instruments, “6-A Active Bus Termination/ DDR Memory SWIFT™ Converter,“ http://focus.ti.com/lit/ds/symlink/tps54672.pdf
[12] 張存續, “高速數位電路之電源完整性”, 電子月刊第九卷第二期, 2003年二月號.
[13] 梁適安編著, “交換式電源供給器之理論與實務設計“, 全華科技圖書股份有限公司.
[14] Buck converter. From Wikipedia, the free encyclopedia.
http://en.wikipedia.org/wiki/Buck_converter
[15] Boost converter. From Wikipedia, the free encyclopedia.
http://en.wikipedia.org/wiki/Boost_converter