|
[1]T. Saeki, Y. Nakaoka, M. Fujita, et al., “A 2.5-ns Clock Access, 250-MHz, 256-Mb SDRAM with Synchronous Mirror Delay,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1656-1665, Nov. 1996. [2]T. Saeki, H. Nakamura, and J. Shimizu, “A 10 ps Jitter 2 Clock Cycle Lock Time Cmos Digital Clock Generator Based on An Interleaved Synchronous Mirror Delay Scheme,” in Proc. IEEE Symp. VLSI Circuits, Dig. Tech. Paper, 1997 pp. 109-110. [3]K. Sung, B. D. Yang, and L. S. Kim, “Low power clock generator based on area-reduced interleaved synchronous mirror delay,” in Proc. IEEE Int. Symp. Circuits and Syst., vol. 3, 2002, pp. 671-674. [4]T. Saeki, K. Minami, H. Yoshida, and H. Suzuki, “A direct-skew- detect synchronous mirror delay for application-specific integrated circuits,” IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 372-379, Mar. 1999. [5]C. H. Sun and S. I. Liu, “A Mixed-Mode Synchronous Mirror Delay Insensitive to Supply and Load Variations,” Journal of Analog Integrated Circuits and Signal Processing, vol. 39, pp. 75-80, Apr. 2004. [6]K. Sung and L. S. Kim, “A High-Resolution Synchronous Mirror Delay Using Successive Approximation Register,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1997-2004, Nov. 2004. [7]C. L. Hung, C. L. Wu and K. H. Cheng, “Arbitrary Duty Cycle Synchronous Mirror Delay Circuits Design,” in Proc. IEEE Asian Solid-State Circuit Conference, 2006, pp. 283-286. [8]K. W. Hong, C. H. Lee, K. H. Cheng, C. L. Wu and W. B. Yang, “A Variable Duty Cycle with High-Resolution Synchronous Mirror Delay,” in Proc. IEEE International Symposium on Circuits and Systems, 2007, pp.2184-2187. [9]G. K. Dehng, J. M. Hsu, C. Y. Yang and S. I. Liu, "Clock-deskew buffer using a SAR-controlled delay-locked loop," IEEE J. Solid-State Circuits, vol. 35, pp. 1128-1136, Aug. 2000. [10]B. Garlepp, K. Donnelly, J. Kim, P. Chau, J. Zerbe, C. Huang, C. Tran, C. Portmann, D. Stark, Yiu-Fai Chan, T. Lee, and M. Horowitz, “A portable digital DLL for high-speed CMOS interface circuit,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 632-643, May 1999. [11]T. C. Huang, G. B. Chang, L. Li, “Congruence Synchronous Mirror Delay,” in Proc. IEEE International Symposium on Circuits and Systems, 2007, pp. 2148-2187. [12]Y. M. Wang and J. S. Wang, “A Low-power Half-Delay-line Fast Skew-Compensation Circuit,” IEEE J. Solid-State Circuits, vol. 39, no 6, pp. 906-918, Jun. 2004. [13]M. Y. Kim, D. Shin, H. Chae, and C. Kim, “A low-jitter open-loop all-digital clock generator with two-cycle lock-time,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 10, 2009, pp. 1461-1469. [14]K. H. Cheng, C. L. Wu, Y. L. Lo and C. W. Sui, “A Phase-Detect Synchronous Mirror Delay For Clock Skew-Compensation Circuit,” in Proc. IEEE International Symposium on Circuits and Systems, Vol. 2, 2005, pp. 1070-1073. [15]K. H. Cheng, C. L. Wu, C. W. Sui and Y. L. Lo, “A Phase-Locked Pulse Width Control Loop With Programmable Duty Cycle,” in Proc. IEEE ASIA-PACIFIC Conference on ASIC, 2004, pp. 84-87. [16]Y. J. Yoon, H. I. Kwon, J. D. Lee, B. G. Park, N. S. Kim, U. R. Cho, and H. G. Byun, “Synchronous Mirror Delay For Multiphase Locking,” IEEE J. Solid-State Circuits, vol. 39, no 1, pp. 150-156, Jan. 2004.
|