跳到主要內容

臺灣博碩士論文加值系統

(44.200.86.95) 您好!臺灣時間:2024/05/30 02:17
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:陳建宏
研究生(外文):Chien-Hung Chen
論文名稱:用於類比數位轉換器測試之穩固線性三角波訊號產生器設計
論文名稱(外文):A Novel Design of A Robust Linear Triangle Wave Generator for ADC Testing
指導教授:林俊偉林俊偉引用關係
指導教授(外文):Chun-Wei Lin
學位類別:碩士
校院名稱:國立雲林科技大學
系所名稱:電子與資訊工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2010
畢業學年度:98
語文別:中文
論文頁數:46
中文關鍵詞:線性三角波
外文關鍵詞:lineartriangle wave
相關次數:
  • 被引用被引用:0
  • 點閱點閱:219
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文提出一高線性度測試激勵訊號產生器設計,其原理乃是以一適應性回授架構補償訊號因雜散電容效應導致的漂移量,進而降低製程變動對訊號的影響,以提高訊號的線性度。本文之研究可應用於類比電路測試用途,尤以資料轉換器的非線性度測試應用上,往往需要高解析度而低速之三角波訊號。本論文完整地推導所提出之理論發展與設計流程,並使用TSMC 0.35um 2P4M 3.3V CMOS 製程予以實現。根據實驗結果,在14KHz之工作頻率下可以達到0.3V的工作範圍以及超過17位元解析度之數位類比轉換器,其累積非線性誤差(INL)最大值亦小於0.001個LSB,操作頻率在14 KHz時,其功率消耗為9.13mW。
In this work, we propose a technique to generate an ultra linear triangular waveform for high resolution and low speed ADC testing. The proposed method compensates the linearity drift caused by parasitic effects and process variation by using adaptive feedback architecture and improves linearity of output signal. The theory and design flow of the proposed system are derived completely and then had been implemented by TSMC 0.35um 2P4M 3.3V CMOS technology. According to the experimental results, under 14KHz of operation frequency, the system can achieve the resolution over 17-bit DAC and operate more than 0.3Vp-p. Moreover, the resulted integral differential nonlinearity (INL) is less than 0.001 LSB and the power consumption is less than 9.13mW.
中文摘要 ………………………………………………………………………… i
英文摘要 ………………………………………………………………………… ii
目錄 ……………………………………………………………………………… iii
表目錄 …………………………………………………………………………… iv
圖目錄 …………………………………………………………………………… v
第一章 緒論……………………………………………………………………… 1
1.1 研究背景………………………………………………………………… 1
1.2 研究動機………………………………………………………………… 2
1.3 論文架構………………………………………………………………… 4
第二章 高解析度測試訊號產生器之發展與理論……………………………… 4
2.1 電容之寄生與雜散效應………………………………………………… 4
2.2 高解析度測試訊號產生器之原理……………………………………… 8
第三章 用於類比數位轉換器測試之穩固線性三角波訊號產生器設計……… 10
3.1 穩固線性三角波訊號產生器之系統架構……………………………… 11
3.2 行為模型模擬結果……………………………………………………… 17
第四章 電路實現與佈局後模擬………………………………………………… 19
4.1 電路實現………………………………………………………………… 19
4.2 寬頻線性電壓電流轉換器……………………………………………… 20
4.3 電流式減法器…………………………………………………………… 24
4.4 佈局後模擬結果與比較………………………………………………… 30
第五章 結論……………………………………………………………………… 35
參考文獻 ………………………………………………………………………… 36
[1]Martin Clara, Wolfgang Klatzer, Daniel Gruber,Arnold Marak, Berthold Seger, Wolfgang Pribyl, “A 1.5V 13bit 130-300MS/s self- calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS,” IEEE Trans. on Solid-State Circuits Conference, pp.262-265, 2008.
[2]Tao Chen, and Georges G. E. Gielen, “A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration,” IEEE Journal of Solid-State Circuits, pp.2386-2394, 2007.
[3]Kok Lirni Chani, Jlaian uLhuL, lani Galtoni, “A 150MS/s 14-bit Segmented DEM DAC with Greater than 83dB of SFDR Across the Nyquilst band,” IEEE Symposium on VLSI Circuits, pp.200-201, 2007.
[4]B. Sc. Iva Geogrgieva, Marinova, M. Sc. Diana Ivanova Pukneva, ”The Influence of Geometry and Temperature on The Parameters of Integrated Capacitors,” Proc. Electronics, pp. 22-24, 2004.
[5]Willam W. Cheng, Lawrence E. Larson, “A Low-Freqency CMOS Triangle Wave Generator,” IEEE J. of Solid State Circuits, Vol. SC-20, No. 1, pp 649-652, Feb. 1985.
[6]Won-Sup Chung, Hoon Kim, Member, IEEE, Hyeong-Woo Cha, and Hee-Jun Kim, ”Triangular/Square-Wave Generator With Independently Controllable Frequency and Amplitude,” IEEE Transactions on Instrumentation and Measurement, Vol. 54, No. 1, Feb. 2005.
[7]J.B. Jia and K.N. Leung, ”Integrated Ramp Generator with Auto-Sethysteretic Comparator for PWM Voltage Regulators,” Electroncic Letter 22nd, Vol. 43, No. 24, Nov. 2007
[8]Hoon Kim, Hee-Jun Kim, and Won-Sup Chung, ”Pulsewidth Modulation Circuits Using CMOS OTAs,” IEEE Transaction on Circuits and Systems—I: Regular Papers, Vol. 54, No. 9, Sept. 2007.
[9]Jing Wang, Edgar Sanchez-Sinencio, Franco Maloberti, “Very Linear Ramp-Generators for High Resolution ADC BIST and Calibration,” Proc. IEEE Midwest Symp. on Circuit and Systems, pp. 908–911, 2000.
[10]Christer Jansson, Keping Chen, Christer Svensson, “Linear, Polynomial and Exponential Ramp,” IEEE Trans. on Circ. and Syst.-I: Fundamental Theory and Applications, Vol. 41, Issue 2, Feb. 1994.
[11]Marcelo Lubaszewski, Michel Renovell, Salvador Mir, Florence Aza?, Yves Bertrand, “A Built-In Multi-Mode Stimuli Generator for Analogue and Mixed-Signal Testing,” Proc. XI Brazilian Symp. on Integrated Circuit Design, pp.175-178, 1998.
[12]M. Renovell, M. Lubaszewski, S. Mir, F. Aza? and Y. Bertrand, “A Multi-Mode Signature Analyzer for Analog and Mixed Circuits,” In IFIP International Conference on Very Large Scale Integration, pp 65-76, Gramado, Brazil, Aug. 1997.
[13]F. Azdis, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, ”A Low-Cost Adaptive Ramp Generator for Analog BIST Applications,” 19th IEEE Pro. on VLSI Test Symposium, pp 266-271, 2001.
[14]Bernard, S. Azais, F. Bertrand, Y. Renovell, M., ”Analog BIST Generator for ADC Testing,” Proc. 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 338-346, 2001.
[15]F. Azaıs, S. Bernard, Y. Bertrand, M. Renovell, ”Analog Built-In Saw-Tooth Generator for ADC histogram test,” Microelectronics Journal, Vol. 33, Issue 10, pp. 781-789, Oct. 2002.
[16]Bernard, S., Azais, F., Bertrand, Y., Renovell, M., ”A High Accuracy Triangle-Wave Signal Generator for on-Chip ADC Testing,” Proc. The Seventh IEEE European Test Workshop, pp. 89-94, 2002.
[17]S. Bernard, F. Azaıs, Y. Bertrand, M. Renovell, ”On-Chip Generation of Ramp and Triangle-Wave Stimuli for ADC BIST,” Journal of Electronic Testing: Theory and Applications, Vol. 19, Issue 4, pp. 469-479, Aug. 2003.
[18]B. Provost, E. Sanchez-Sinencio, “Auto-Calibrating Analog Timer for On-Chip Testing,” Proc. IEEE Int’l Test Conf., pp. 541-548, 1999.
[19]Provost, B. Sanchez-Sinencio, E., ”On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test,” IEEE Journal of Solid-State Circuits, Vol. 38, Issue 2, pp 263- 273, Feb. 2003.
[20]Chun Wei Lin and Yi-Cang Wu, “A robust linear triangle wave generator for ADC testing,” International Symposium on VLSI Design Automation and Test (VLSI-DAT), pp. 228–231, 2010.
[21]M. Soma, H. Sam, Z. Jinyan, K. Seongwon, and G. Devarayanadurg, “Hierarchic- al ATPG for analog circuits and systems,” IEEE Des. TestComput., vol. 18, no. 1, pp. 72–81, Jan./Feb. 2001.
[22]C.-Y. Chao, H.-J. Lin, and L. Milor, “Optimal testing of VLSI analog circuits,” IE EE Trans. Computer-Aided Design, vol. 16, pp. 58–76, Jan.1997.
[23]H. Rytky, H. Rapakko and J. Kostamovaara, “Wide Bandwidth Transconductor with Current Mode Feedback,” International Symposium on Integrated Circuits, pp. 275-278, Sept. 2007
[24]Bahram Fotouhi, “All-MOS Voltage-to-Current Converter,” IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 147-151, Jan. 2001.
[25]Yun-Che Wen and Kuen-Jong Lee, “A Current-Mode BIST Structure of DACs,” Journal of the International Measurement Confederation, vol. 31, no. 3, pp. 147-163, Apr. 2002.
[26]Ayman A. Fayed and Mohammed Ismail, “A Low-Voltage, Highly Linear Voltage-Controlled Transconductor,” IEEE Trans. on Circuits and Systems-II, vol. 52, no. 12, pp. 831-835, Dec. 2005.
[27]Roger Yubtzuan Chen, Seng-Fong Lin, and Ming-Shian Wu, “A Linear CMOS Voltage-to-Current Converter,” Circuits, Systems, and Signal Processing, Vol. 25, no. 4, pp. 497-509, 2006.
[28]J.L. Huang, C.K. Ong, K.T. Cheng, ”A BIST Scheme for On-Chip ADC and DAC Testing,” Proc. IEEE Design Automation & Test in Europe, pp. 216-220, 2000.
[29]Tien-Yu Lo and Chung-Chih Hung, “1-V Linear CMOS Transconductor with -65dB THD in Nano-Scale CMOS Technology,” IEEE International Symposium on Circuits and Systems, pp. 3792-3795, May 2007.
[30]Chun Wei Lin, Sheng Feng Lin, and Chi Fu Wang, “Wide Band Linear Voltage-to-Current Converter Design,” IEEE International Symposium on Electronic Design, Test and Application, pp. 115 - 120, 2010.
[31]Surachet Khucharoensin and Varakorn Kasemsuwan,“High-speed low input impedance CMOS current comparator,” Proc. IEEE Int’l Symp. on Circuits and Systems, pp.I-141-I-144, 2003.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文