[1] Krishnaswamy Nagaraj,David A. Martin, Mark Wolfe, Ranjan
Chattopadhyay, Shanthi Pavan, Jason Cancio, T. R. Viswanathan, “A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D
Converter in a 0.25-μm Digital CMOS Process”,IEEE Journal of
Solid-State Circuits, Vol.35 No.12, pp. 1760-1768, Dec. 2000.
[2] Neil H.E. Weste, Karman Eshraghian, Principles of CMOS VLSI
Design 2nd ed.,Addison Wesley. pp. 694-702 , 1994.
[3] KeiiChi Kusumoto and Akira Matsuzawa, “A 10-b 20-MHz 30 mW
Pipelined Interpolating CMOS ADC”, IEEE Journal of Solid-State
Circuit, Dec. 1993.
[4] Walter Ciciora, Gary Sgrignoli, and William Thomas, “A tutorial on
ghost can-celling in television system“, IEEE Transactions on Consumer Electronics, vol. CE-25, pp. 9-44, Feb.1979.
[5] Phillip E. Allen and Douglas R. Holberg “CMOS Analog Circuit
Design”, Oxford, 1987.
[6] R.V.D. Plassche, Integrated Analog-to-Digital an Digital-to-Analog
Converters, Kluwer Academic Publishers,Chap.4,1994.
[7] U. Tietze and C. Schenk, Electronic Circuits Chapter23 ,
Springer-Verlag Berlin Heidelberg,1992.
[8] David A. Johns and Ken Martin, ”Analog Integrated Circuit Design,”
John Wiley & Sons, Inc., 1997.
[9] 唐正哲,管線式類比數位轉換器設計,碩士論文,國立暨南國際大學電機工程學系,2008。71
[10] Behzad Razavi, Principle of Data Conversion System Design, John
Wiley and Sons Publishers, 1995.
[11] 余紳豪,低電壓雙重取樣管線式類比數位轉換器之研究,碩士論文,國立雲林科技大學電子工程系,2005。[12] P. Amaral, J. Goes, Paulino, and A. Steiger-Garcao, “An Improved
Low-Voltage Low-Power CMOS Comparator to be used in High-Speed Pipeline ADCs”, Proceedings of the 2002 IEEE International Symposium on Circuits and Systems Vol.5, Page. V141-V144, 2002.
[13] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit
Design, Oxford, New York, 1987.
[14] Neil H.E. Weste, Karman Eshraghian, Principles of CMOS VLSI
Design 2nd ed.,Addison Wesley. pp. 694-702,1994.
[15] A. Yukawa, “A CMOS 8-Bit High-Speed A/D Converter IC”, IEEE
Journal of Solid-State Circuit, Vol. 20, No. 3, Jun. 1985, pp. 775-779.
[16] 林凱琪,高速快閃式類比數位轉換器,碩士論文,國立台北科
技大學電腦通訊與控制研究所,2002.
[17] Sanroku Tsukamoto, William G. Schofield, Toshiaki Endo, “A
CMOS 6-b,400-MSample/s ADC with Error Correction”, IEEE
journal of Solid-State Circuit , Vol. 31, No. 11, pp. 1931-1836, Dec. 1996.
[18] B. Razavi, Principle of Data Conversion System Design. New York:
Wiley 1995.
72
[19] 謝傑宇、蔡志墝,四位元快閃式類比對數位轉換器,專題製作,國立雲林科技大學電子工程系,2004
[20] 莊堯仁,採用新式泡沫容忍編碼器之1GHz六位元,碩士論文,國立成功大學電機工程系,2005
[21] 呂輝宗、蔡佩娟、謝明周,一個具有20MHz快閃式類比/數位轉換器,2009系統雛型與電路設計創新應用研討會論文集,P115,2009
[22] Subhadeep Banik, Daibashish Gangopadhyay and T. K. Bhattacharyya, “A low power 1.8V 4-bit 400-MHz flash ADC in .18μm Digital CMOS”, Proc. of IEEE VLSID, 2006.
[23] Sanjay G. Talekar and S. Ramasamy “A Low Power 700MSPS 4bit Time Interleaved SAR ADC in 0.18um CMOS”, National Institute of Technology Tiruchirappalli,2009