|
[1]Shao-Ku Kao and Shen-Iuan Liu, “All-digital fast-locked synchronous duty-cycle corrector,” IEEE Trans. on Circuits and Systems II, vol. 53, pp. 1363-1367, Dec. 2006. [2]Dongsuk Shin, Janghoon Song, Hyunsoo Chae, Kwan-Weon Kim, Young Jung Choi, and Chulwoo Kim, “A 7 ps Jitter 0.053 mm2 Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC,” IEEE J. Solid-State Circuits, vol. 44, no. 9, pp. 2437-2451, Sep. 2009. [3]Won-Joo Yun, Hyun Woo Lee, Dongsuk Shin, Shin Deok Kang, Ji Yeon Yang, Hyeng Ouk Lee, Dong Uk Lee, Sujeong Sim, Young Ju Kim, Won Jun Choi, Keun Soo Song, Sang Hoon Shin, Hyang Hwa Choi, Hyung Wook Moon, Seung Wook Kwack, Jung Woo Lee, Young Kyoung Choi, Nak Kyu Park, Kwan Weon Kim, Young Jung Choi, Jin-Hong Ahn, and Ye Seok Yang, “A 0.1-to-1.5GHz 4.2mW all-digital DLL with dual duty-cycle correction circuit and update gear circuit for DRAM in 66nm CMOS technology,” in Proc. ISSCC Digest of Technical Papers, Feb. 2008, pp. 282-283. [4]L. Li, Hou-Ming Chen, and R. Chen-Hao Chang, “A low jitter delay-locked with a realignment duty cycle corrector,” in Proc. IEEE International SOC Conference, Sep. 2005, pp. 75-76. [5]R. Swathi, M. B. Srinivas, “All digital duty cycle correction circuit in 90nm based on mutex,” in Proc. IEEE Computer Society Annual Symposium on VLSI, May 2009, pp. 258-262. [6]Yi-Ming Wang and Jinn-Shyan Wang, “An all-digital 50% duty-cycle corrector,” in Proc. IEEE International Symposium on Circuits and Systems, May 2004, vol. 2, pp. 925-928. [7]http://bear.ces.cwru.edu/eecs_cad/man_octtools_espresso.html [8]TSMC, TSMC 0.18 UM Mixed-Signal/RF General Purpose [9]Yi-Ming Wang and Jinn-Shyan Wang, “A low-power half-delay-line fast skew-compensation circuit,” IEEE J. Solid-State Circuits, vol. 39, no. 6, pp. 906-918, June. 2004. [10]Jyun-Hua Peng and Yi-Ming Wang, “Design of a De-Skew Wide-Range Half-Delay-Line Duty Cycle Corrector,” NCNU MS thesis, Aug. 2009. [11]Shih-Nung Wei, Yuandi Surya, Jen-Tsung Yu, and Yi-Ming Wang, “Low-Power Fast-Lock Delay-Recycled Clock Skew-Compensation And/Or Duty-Cycle-Correction Circuit,” in Proc. VLSI/CAD Symp., 2011. [12] Yi-Ming Wang, Jen-Tsung Yu, Yuandi Surya, and Chung-Hsun Huang, “A Compact Delay-Recycled Clock Skew-Compensation And/Or Duty-Cycle-Correction Circuit,” in Proc. IEEE International SOC Conference, 2011. [13]P.C. Chen and J.B. Kuo, “Sub-1 V CMOS large capacitive-load driver circuit using direct bootstrap technique for low-voltage CMOS VLSI,” Electron. Lett., 2002, 38, (6), pp. 265-266. [14]C.F. LAW, K.S. YEO, and R.S. SAMIR, “Sub-1V bootstrapped CMOS driver for giga-scale-integration era,” Electron. Lett., 1999, 35, (5), pp. 392-393.
|