|
[1] Part 15.3: wireless medium access control (MAC) and physical layer (PHY) specifications for high rate wireless personal area networks (WPANs), IEEE Std. P802.15.3c, 2009. [2] R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963. [3] A. J. Blanksby and C. J. Howland, “A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder,” IEEE J. Solid-State Circuits, vol. 37, pp. 404–412, Mar. 2002. [4] C. C. Lin, K. L. Lin, H. C. Chang and C.Y. Lee, “A 3.33Gb/s (1200,720) Low-Density Parity Check Code Decoder,” IEEE ESSCIRC, pp. 211-214, Sep. 2005. [5] C. L. Chen, K. S. Lin, H. C. Chang, W.C. Fang, and C. Y. Lee, "A 11.5-Gbps LDPC decoder based on CP-PEG code construction,” IEEE ESSCIRC, pp. 412-415, Sep. 2009. [6] C. H. Liu, S. W. Yen, C. L. Chen, H. C. Chang, C. Y. Lee, Y. S. Hsu, and S. J. Jou, “An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications,” IEEE Jour. Solid-State Circuits, vol. 43, no. 3, pp. 684-694, Mar. 2008. [7] X. Y. Shih, C. Z. Zhan, C. H. Lin, and A. Y. Wu, “An 8.29 mm2 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 μm CMOS Process” IEEE Jour. Solid-State Circuits, vol. 43, no. 3, pp. 672-683, Mar. 2008. [8] B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, “ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix,” IEEE Proc. Of Field-Programmable Logic and Applications, 2003. [9] D. J. C. MacKay and R. M. Neal, “Near Shannon limit performance of low density parity check codes,” Electron. Lett., vol.33, no.6, pp.457–458, Mar. 1997. [10] M. Mansour and N. Shanbhag, “High-throughput LDPC decoders,” IEEE Trans. on VLSI Systems, vol. 11, no. 6, pp. 976–996, Dec. 2003. [11] J. Zhang and M. Fossorier, “Shuffled iterative decoding,” IEEE Transactions on Communications, vol. 53, no. 2, pp. 209–213, Feb. 2005. [12] M. Fossorier et al., “Reduced complexity iterative decoding of low-density parity check codes based on belief propagation,” IEEE Transactions on Communications, vol. 47, pp. 673–680, May 1999. [13] J. Chen and M. Fossorier, “Near optimum universal belief propagation based decoding of low-density parity check codes,” IEEE Transactions on Communications, vol. 50,pp. 406–414, May. 2002. [14] J. Zhao, F. Zarkeshvari, and A. Banihashemi, ” On Implementation of Min-Sum Algorithm and Its Modifications for Decoding Low-Density Parity-Check (LDPC) Codes,” IEEE Trans. Communications, vol. 53, no. 4, pp. 549-554, April. 2005. [15] Y. Kou, S. Lin, and M. Fossorier, “Low density parity check codes based on finite geometries: A rediscovery and more,” IEEE Trans. Inform. Theory, vol. 47, pp. 2711–2736, Nov. 2001. [16] W. J. Gross, V. C. Gaudet, and A. Milner, “Stochastic Implementation of LDPC Decoders,” Proceedings of the Thirty-Ninth Asilomar Conference on Signals, Systems and Computers, pp. 713-717, Oct. 2005. [17] C, Jones, E, Valles, M, Smith, and J, Villasenor, “Approximate-MIN constraint node updating for LDPC code decoding,” IEEE Military Communications Conf., pp. 157-162, Oct. 2003. [18] R. M. Tanner, D. Sridhara, and T. Fuja, “A class of group-structured LDPC codes,” Proc. ICSTA, Jul. 2001. [19] M. P. C. Fossorier, “Quasi-cyclic low-density parity-check codes from circulant permutation matrices,” IEEE Trans. Inform. Theory, vol. 50, no. 8, pp. 1788–1793, Aug. 2004. [20] Z. Li, L. Chen, L. Zeng, S. Lin, and W. Fong, “Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes,” IEEE Trans. Comm., vol. 54, pp. 71-81, Jan. 2006. [21] A. Darabiha, A. C. Carusone, and F. R. Kschischang, “Power Reduction Techniques for LDPC Decoders,” IEEE Jour. Solid-State Circuits, vol. 43, no. 8, pp. 1835-1845, Aug. 2008. [22] Z. Zhang, V. Anantharam, M. J. Wainwright, and B. Nikolic, “An Efficient 10GBASE-T Ethernet LDPC Decoder Design with Low Error Floors,” IEEE Jour. Solid-State Circuits, vol. 45, no. 4, pp. 843-855, April. 2010. [23] R. Hartenstein, “A decade of reconfigurable computing: a visionary retrospective,” IEEE Proceedings of Design, Automation and Test in Europe (DATE), pp. 642–649, 2001. [24] B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, “DRESC: A retargetable compiler for coarse-grained reconfigurable architectures,” IEEE Proc. of International Conference on Field Programmable Technology, pages 166–173, 2002.
|