|
[1] B. Jayant Baliga, “Trends in Power Semiconductor Devices” IEEE, Trans. On Electron Device, vol. 43, no. 10, 1996, pp. 1717 [2] L. Lorenz, “More-than-Moore: Technologies for Functional Diversification.” IEDM short course 2008 [3] L. Lorenz, “Fast Switching Power Semiconductor Devices and SMART Power IC’s – An Enabling Technology for Future High Efficient Electronic Systems -.” VLSI-TSA, 2010 [4] L. Lorenz, G. Deboy, A. Knapp and M. Marz, “COOLMOSTM – A New Milestone in High Voltage Power MOS” IEEE, 1999 [5] A. Appels, H. M. J. Vaes, “High voltage thin layer devices (RESURF devices).” IEDM Tech. Dig. 1979, pp. 238-241. [6] Europe PV Inverter Market Analysis and Forecasts to 2015, 2010 [7] IMS research projection for global photovoltaic inverter market, June 2009. [8] Tadao Ishikawa. “Grid-connected Photovoltaic Power Systems: Survey of Inverter and Related Protection Equipments.” IEA PVPS, December 2002. [9] Vinod Kumar Khanna, “The Insulated Gate Bipolar Transistor IGBT Theory and Design.” IEEE Press, 2003 [10] HiSIM HV 1.0.2, Version 1.02 User’s Manual, Hiroshima University & STARC
[11] Sentaurus Device User Guide, Version D-2010.02, Synopsys Inc. [12] D. B. M. Klassen, “A Unified Mobility Model for Device Simulation-I. Model Equation and Concentration Dependence”. Solid State Electronics, vol. 35, no. 7, pp.953-959,1992 [13] C. Lombardi et al., “A Physically Based Mobility Model for Numerical Simulation of Nonplanar Devices”, IEEE transactions on Computer-Aided Design, vol. 7, no. 11, pp. 1164-1171, 1988. [14] C. Canali et al., “Electron and Hole Drift Velocity Measurements in Silicon and Their Empirical Relation to Electric Field and Temperature”, IEEE Transactions on Electron Device, vol. ED-22, no. 11, pp. 1045-1047, 1975 [15] D. M. Caughey and R. E. Thomas, “Carrier Mobilities in Silicon Empirically Related to Doping and Field”, Proceeding of the IEEE, vol. 55, no. 12, pp. 2192-2193, 1967. [16] D. J. Roulston, N. D. Arora, and S. G. Chamberlain, “Modeling and Measurement of Minority-Carrier Lifetime versus Doping in Diffused Layers of n+-p Silicon Diodes”, IEEE transactions on Electron Devices, vol. ED-29, no. 2, pp. 284-291, 1982 [17] A. Schenk, “A Model for the Field and Temperature Dependence of Shockley-Read-Hall Lifetime in Silicon”, Solid State Electronics, vol. 35, no. 11, pp. 1585-1596, 1992. [18] L.Huldt, N. G. Nilsson, and K. G. Svantesson, “The Temperature Dependence of band-to band Auger Recombination in Silicon”, Applied Physics Letters, vol. 35, no. 10, pp. 776-777, 1979. [19] W. Lochmann, A. Haug, “Phonon-assisted Auger Recombination in Si with Direct Calculation of Overlap Integrals”, Solid State Communications, vol. 35, no. 7, pp. 553-556, 1980. [20] R. Hacker, A. Hangleiter, “Intrinsic Upper Limits of the Carrier Lifetime in Silicon”, Journal of Applied Physics, vol. 75, no. 11, pp. 7570-7572, 1994. [21] T Lackner, “Avalanche Multiplications in Semiconductors: A modification of Chynoweth’s Law”, Solid State Electronics, vol.34, no. 1, pp. 33-42, 1991 [22] A. G. Chynoweth, “Ionization Rates for Electrons and Holes in Silicon”, Physical Review, vol. 109, no. 5, pp. 1537-1540, 1958. [23] Braun, Ann. Phys. Chem., 153, 556 (1874). [24] J. C. Bose, U.S. Patent 775, 840, 1904. [25] W. Schottky, Halbleitertheorie der Sperrschicht, Vol.26, 843, 1938. [26] H. A. Bethe, “Theory of the Boundary Layer of Crystal Rectifiers” MIT Radiat Lab. Rep. 42-12, 1942. [27] S. M. Sze, physics of Semiconductor Devices, 3rd. [28] B. J. Baliga, Power Semiconductor Devices, pws, 1995. [29] N. F. Mott, “Note on the contact between a metal and an insulator or semiconductor” MPCPS. Soc. vol.34, 1938. [30] B. J. Baliga, B. Tech, “High voltage device termination techniques A comparative review” IEE, vol. 129, no. 5, Oct. 1982. [31] S. M. Sze, G. Gibbons, “Effect of junction curvature on breakdown voltage in semiconductor” Solid State Electronic, vol. 9, pp. 831-845, 1966. [32] M. C. Tarplee, V. P. Madangarli, Quinchun Zhang, T. S. Sudarshan, “Design Rules for Field Plate Edge Termination SiC Schottky Diodes” IEEE Trans. Electron Devices, vol.48, no. 12, Dec. 2001. [33] Wirojana Tantraporn, Victor A. K. Temple, “Multiple-Zone Single-Mask Junction Termination Extension-A High-Yield near-ideal breakdown voltage technology” IEEE Trans. Electron Devices, vol. ED-34, no. 10, Oct. 1987. [34] C. Mingues, G. Charitat, “Efficiency of Junction Termination Techniques vs Oxide Trapped Charges” Proc. ISPSD’97. [35] D. C. Sheridan, G. Niu, J. Neil Merrett, J. D. Cressler, J. B. Dufrene, J. B. Casady, I. Sankin, “Comparison and Optimization of Edge Termination Techniques for SiC Power Devices” Proc. ISPSD’01. [36] A. Appels, H. M. J. Vaes, “High voltage thin layer devices (RESURF devices)” IEDM Tech. Dig. 1979, pp. 238-241. [37] Adriaan W. Ludikhuize, Philip Research, “A review of RESURF technology” ISPSD, 2000, pp. 11-18. [38] Mohamed Iman, Mohammed Quddus, Jim Adams, Zia Hossain, “Efficacy of Charge Sharing in Reshaping the Surface Electric Field in High-Voltage Lateral RESURF Device.” Transaction on Electron Device, vol. 51, no. 1, 2004, pp 141-148. [39] B. Salhi, A. Benfdila, “Recent Trends in IGBT Technology” African Physical Review, 2008. [40] IMS research projection for global photovoltaic inverter market, June 2009.
|