|
[1] R. Pan, B. Todd, P. Hao, R. Higgins, D. Robinson, V. Drobny, W. Tian, J. Wang, J. Mitros, M. Huber, S. Pillai, and S. Pendharkar, “High voltage (up to 20V) devices implementation in 0.13 um BiCMOS process technology for System-On-Chip (SOC) design”, ISPSD 2006, pp. 349-352. [2] D. Riccardi et al., “BCD8 from 7V to 70V: a new 0.18 um Technology platform to address the evolution of applications towards smart power ICs with high logic contents”, ISPSD 2006, pp. 73-76. [3] A. Heringa, J. Šonský, J. Perez-Gonzalez, R.Y. Su and P.Y. Chiang, “Innovative lateral field plates by gate fingers on STI regions in deep submicron CMOS”, ISPSD 2008, pp. 271-274. [4] R. Pelliconi, D. Iezzi, A. Baroni, M. Pasotti, and P. L. Rolandi, “Power efficient charge pump in deep submicron standard CMOS technology”, IEEE Journal of Solid-State Circuits, Vol. 38, NO. 6, June 2003, pp. 1068-1071. [5] Weifeng Sun, Longxing Shi, Zhilin Sun, Yangbo Yi, Haisong Li, and Shengli Lu, “High-voltage power IC technology with nVDMOS, RESURF pLDMOS, and novel level-shift circuit for PDP scan-driver IC”, IEEE Trans. Electron Devices, Vol. 53, No. 4, April 2006, pp. 891-896. [6] P. Moens, F. Bauwens, M. Nelson, and M. Tack, “Electron trapping and interface trap generation in drain extended pMOS transistors”, IRPS 2005, pp. 555-559. [7] J.Šonský and A.Heringa, “Dielectric Resurf: breakdown voltage control by STI layout in standard CMOS”, Proceedings IEDM 2005, pp.385-388. [8] J.Šonský, G. Doornbos, A. Heringa, M. van Duuren, and J. Pérez-González, “Towards universal and voltage-scalable high gate- and drain-voltage MOSFETs in CMOS”, ISPSD 2009, pp.385-388. [9] S. Poli, S. Reggiani, G. Baccarani, E. Gnani, A. Gnudi, M. Denison, S. Pendharkar, R. Wise, and S. Seetharaman, “Investigation on the temperature dependence of the HCI effects in the rugged STI-based LDMOS transistor” , ISPSD 2010, pp. 311-314. [10] Yu-Hui Huang, J.R. Shih, Y.H. Lee, Sunnys Hsieh, C.C. Liu, Kenneth Wu, and H.L. Chou, “Investigation of monotonous increase in saturation-region drain current during hot carrier stress in n-type lateral diffused MOSFET with STI”, IRPS 2010, pp. 170-174. [11] A.W. Ludikhuize, “A review of RESURF technology”, Proceedings ISPSD 2000, pp.11-18, 2000 [12] D.R.Disney, A.K.Paul, M.Darwish, R.Basecki and V.Rumenik, “A new 800V lateral MOSFET with dual conduction paths”, Proceedings ISPSD 2001, pp.399-402. [13] B. J. Baliga,Power Semiconductor Devices, Copyright,by PWS ,1996. [14] S. Colak,B. Singer,E. Stupp,“Lateral DMOS Power Transistor Design”, IEEE Electron Device Letters,Vol.EDL-1,pp.51-53,1980. [15] 李銘富,“200V 橫向型半導體功率元件的模擬與設計”,碩士論文,國立清華大學電子工程研究所,2000. [16]J.A Appeals,and H.M.J vaes, “High-voltage thin layer devices (RESURF DEVICES)”Philips J.Res.35, Page:1-13,1980
|