臺灣博碩士論文加值系統

本論文提出一低速測試數位類比轉換器方法之系統電路，此測試方法可運作於低速取樣之環境。本文之低速取樣技術乃是將待測之數位類比轉換器與載波產生器輸出訊號經過比較器進行脈波寬度調變，並將調變後之訊號經數位運算電路，形成一低速運作之等效類比數位轉換器。另外，藉由載波產生器提供均勻隨機分佈的測試圖樣於等效類比數位轉換器，並同時校正載波產生器。此架構不僅可讓待測電路以全速方式運作，並且校正因載波產生器非理想性所造成之測試誤差。實驗的結果實現了此方法的可行性且具精準之測試解析度。

In this paper, we proposed a digital-to-analog converter based on under-sampling technique with circuit implementation. The pulse width modulation signal obtained by utilizes output signal of digital-to-analog converter under test and carrier generator pass through a comparator, the digital circuit is then used to quantify the converted representation of pulse width and low speed equivalent ADC will be formed. In additional, by using carrier generator provide a uniformly distributed random test pattern to the equivalent ADC and the error caused by carrier generator will be calibrate simultaneously. This architect not only causes the digital-to-analog converter under test with at-speed testing but also calibrates the measure error caused by non-ideal carried generator. The simulation result shows high-accuracy of the proposed way.

中文摘要 ..................................................................................................................................................................... i
英文摘要 ..................................................................................................................................................................... ii
誌謝 ..................................................................................................................................................................... iii
目錄 ..................................................................................................................................................................... iv
圖目錄 ..................................................................................................................................................................... v
第一章 緒論......................................................................................................................................................... 1
1.1 研究背景............................................................................................................................................. 1
1.2 研究動機............................................................................................................................................. 2
1.3 相關研究............................................................................................................................................. 3
1.4 論文架構............................................................................................................................................. 4
第二章 片段線性行為概述與低速取樣測試方法............................................................... 6
2.1 低速取樣之測試結構............................................................................................................... 6
2.2 以均勻分佈為輸入訊號與片段線性之行為概述............................................ 8
第三章 輸入訊號之補償方法及DAC非單調性之計算................................................ 11
3.1 輸入測試訊號源之誤差補償方法................................................................................. 11
3.2 低速取樣測試結構與待測電路動作之關聯性................................................... 14
3.3 數位類比轉換器非單調行為及計算方法............................................................... 17
第四章 高速數位類比轉換器測試方法之硬體實現......................................................... 20
4.1 比較器................................................................................................................................................... 20
4.2 D型正反器....................................................................................................................................... 22
4.3 計數器................................................................................................................................................... 23
第五章 實驗結果............................................................................................................................................. 25
第六章 結論......................................................................................................................................................... 28
參考文獻 ..................................................................................................................................................................... 29

[1] J.W. Lin, C.L. Lee, J.E Chen, “A Statistical Successive Approximation Approach for DAC/ADC Code Edge Estimation,” Proc. IEEE European Test Workshop, pp. 359-363, 2002.
[2] Chun Wei Lin, Yi Zhou Lin et al., “A Novel Error Estimation Approach of Test Stimulus for ADC Testing,” Proc. National Conference on Automation Technology, pp. 1170-1176, 2008.
[3] V. Kerzerho, P. Cauvet, S. Bernard, F. Azais, M. Comte, M. Renovell, “A Novel DFT Technique for Testing Complete Sets of ADCs and DACs in complex SiPs,” IEEE Design & Test of Computers, vol.23, no.3, pp. 234-243, May 2006.
[4] 林益洲，2008，可估測類比數位轉換器之測試激勵訊號誤差量之方法，雲林科技大學，碩士論文
[5] 何承恩，2009，基於低速取樣技術之新型數位類比轉換器測試方法，雲林科技大學，碩士論文
[6] M. Wieckowski, J. Liobe, Q. Diduck, M. Margala, “A New Test Methodology For DNL Error In Flash ADCs,” Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems , pp. 582-590, Oct. 2005.
[7] Bei Wang, Jian Qiu Zhang, Yong Wang, “A/D Converter INL and DNL Estimation with a Distorted Sinusoidal Stimulus Signal,” Proc. IEEE Instrumentation and Measurement Technology Conference ,pp. 1-6, May 2007.
[8] Md.G.C. Flores, M. Negreiros, L. Carro, A.A. Susin, “INL and DNL estimation based on noise for ADC test,” IEEE Transactions on Instrumentation and Measurement, vol.53,no.5, pp. 1391-1395, Oct. 2004.
[9] Hsin-Wen Ting, Bin-Da Liu, Soon-Jyh Chang, “Histogram Based Testing Strategy for ADC,” Proc. Asian Test Symposium, pp. 51-54, Nov. 2006.
[10]Wang Yong-sheng, Wang Jin-xiang, Lai Feng-chang, Ye Yi-zheng, “Optimal Schemes for ADC BIST Based on Histogram,” Proc. Asian Test Symposium, pp. 52-57,Dec. 2005.
[11]F. Azais, S. Bernard, Y. Betrand, M. Renovell, “Towards an ADC BIST scheme using the histogram test technique,” Proc. IEEE European Test Workshop, pp. 53-58, May 2000.
[12]Chun Wei Lin, Sheng Feng Lin, Shih Fen Luo, “A New Approach for Nonlinearity Test of High Speed DAC,” Proc. IEEE International Mixed-Signals, Sensors, and Systems Test Workshop, pp. 1-5, Jun. 2008.
[13]Hung-kai Chen, Chih-hu Wang, Chau-chin Su, “A Self Calibrated ADC BIST Methodology,” Proc. IEEE VLSI Test Symposium, pp. 117-122, Apr. 2002.
[14]Cheung Fai Lee, Mok ,P.K.T., “A Monolithic Current-Mode CMOS DC-DC Converter with On-Chip Current-Sensing Technique,” IEEE Journal of Solid-State Circuits, vol.39, no.1, pp. 3-14, Jan. 2004.
[15]Ruei-Chang Chen, Yeong-Chau Kuo, Chun-Feng Lu, Li-Jen Liu, Chyong-Yuh Ferng, “Pulse Width Modulation Chip Implementation for High Efficiency Class-D Amplifiers,” Journal of Science and Engineering Technology, vol.2, no.1, pp. 23-31, Feb. 2006.
[16]R. Gregorian, Introduction to CMOS Op-Amps and Comparators. New York: Wiley, 1999.
[17]Jiun-Lang Huang, Chee-Kian Ong, Kwang-Ting Cheng, “A BIST Scheme for On-Chip ADC and DAC Testing,” Proc. Design, Automation and Test in Europe Conference and Exhibition, pp. 216-220, Mar. 2000.
[18]J. Doernberg, H.-S. Lee, D.A. Hodges, “Full-speed testing of A/D converters,” IEEE Journal of Solid-State Circuits, vol.19, no.6, pp. 820-827, Dec. 1984.
[19]Dongmyung Lee, Kwisung Yoo, Kicheol Kim, G. Han, Sungho Kang, “Code-width testing-based compact ADC BIST circuit,” IEEE Transactions on Circuits and Systems II, vol.51, no.11, pp. 603-606, Nov. 2004.
[20]B. Provost, E. Sanchez-Sinencio, “On-chip ramp generators for mixed-signal BIST and ADC self-test,” IEEE Journal of Solid-State Circuits, vol.38, no.2, pp. 263-273, Feb. 2003.
[21]Jin-Fu Lin, Te-Chieh Kung, Soon-Jyh Chang, “A Reduced Code Linearity Test Method for Pipelined A/D Converters,” Proc. Asian Test Symposium, pp. 111-116, Nov. 2008.
[22]Shanrui Zhang, Minsu Choi, N. Park, F. Lombardi, “Probabilistic Balancing of Fault Converage and Test Cost in Combined Built-In Self-Test/Automated Test Equipment Testing Environment,” Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 48-56, Oct. 2004.
[23]S. Max, “Testing High Speed High Accuracy Analog to Digital Converters Embedded in Systems On a Chip,” Proc. International Test Conference, pp. 763-771, Sep. 1999.