|
[1] G. E. Moore, “Cramming more components onto integrated circuits, Electronics, vol. 38, no. 8, pp. 114-117, 1965. [2] R. Chau, M. Doczy, B. Doyle, S. Datta, G. Dewey, J. Kavalieros, B. Jin, M. Metz, A. Majumdar, and M. Radosavljević, “Advanced CMOS transistors in the nanotechnology era for high-performance, low-power logic applications, in ICSICT, vol. 1, pp. 26-30, 2004. [3] S. M. Sze, “Semiconductor devices: physics and technology, Wiley & Sons Inc., pp.316-369, 1983. [4] D. A. Neamen, “Semiconductor physics and devices, McGraw-Hill, 2003. [5] K. Bjorkqvist and T. Arnborg, “Short Channel Effects in MOS-Transistors, Physica Scripta., vol. 24, no. 2, pp. 418-421, 1981. [6] J. Robertson, “High dielectric constant gate oxides for metal oxide Si transistors, Rep. Prog. Phys., vol. 69, no. 2, pp. 327-396, 2006. [7] S.-H. Lo, D. A. Buchanan, Y. Taur, and W. Wang, “Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's, IEEE Electron Device Lett., vol. 18, no. 5, pp. 209-211, 1997. [8] L. J. Lauho, M. S. Gudiksen, D. Wang, and C. M. Lieber, “Epitaxial core-shell and core-multishell nanowire heterostructures, Nature, vol. 420, pp. 57-61, 2002. [9] Y.Cui, Z. Zhong, D.Wang, W. U. Wang, and C. M. Lieber, “High performance silicon nanowire field effect transistors, Nano Lett., vol. 3, no. 2, pp. 149-152, 2003. [10] D. Hisamoto, T. Kaga, Y. Kawamoto, and E. Takeda, “A fully depleted lean-channel transistor (delta)- a novel vertical ultrathin SOI MOSFET, IEEE Electron Device Lett., vol. 11, pp. 36-38, no. 1, 1990. [11] D. Hisamoto, W.-C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E, Anderson, T.-J. King, J. Bokor, and C. Hu, “FinFET-a self-aligned duble-gate MOSFET scalable to 20 nm, IEEE Trans. Electron Device, vol. 47, no. 12 , pp.2320-2325, 2000. [12] T. Ashley, A. B. Dean, C. T. Elliott, R. Jefferies, F. Khaleque, and T. J. Phillips, “High-speed low-power InSb transistors, IEDM Technical Digest, vol. 97, pp. 751-754, 1997. [13] Y. Royter, K. R. Elliott, P. W. Deelman, R. D. Rajavel, D.H. Chow, I. Milosavljevic, and C. H. Fields, “High frequency InAs-channel HEMTs for low power ICs, IEDM Technical Digest, USA, vol. 03, pp. 731-734, 2003. [14] M. Hong, J. Kwo, A. R. Kortan, J. P. Mannaerts, and A. M. Sergent, “Epitaxial cubic gadolinium oxide as a dielectric for gallium arsendie passivation, Science, vol. 283, no. 5409, pp. 1897-1990, 1999. [15] K. Iiyama, Y. Kita, Y. Ohta, M. Nasuno, S. Takamiya, K. Higashimine, and N. Ohtsuka, “ Fabrication of GaAs MISFET with nm-thin oxidized layer formed by UV and ozone process, IEEE Trans. Electron Devices, vol. 49, no. 11, pp. 1856-1862, 2002. [16] J. K. Yang, M. G. Kang, and H. H. Park, “Chemical and electrical characterization of Gd2O3/GaAs interface improved by sulfur passivation, J. Appl. Phys., vol. 96, no. 9, pp. 4811-4816, 2004. [17] P. D. Ye, G. D. Wilk, J. Kwo, B. Yang, H. J. L. Gossmann, M. Frei, S. N. G. Chu, J. P. Mannaerts, M. Sergent, M. Hong, K. K. Ng, and J. Bude, “GaAs MOSFET with oxide gate dielectric grown by atomic layer deposition, IEEE Electron Device Lett., vol. 24, no. 4, pp. 209-211, 2003. [18] R. Degraeve, N. Pangon, B. Kaczer, T. Nigam, G. Groeseneken, and A. Naem, “Temperature acceleration of oxide breakdown and its impact on ultra-thin gate oxide reliability, VLSI Sym.Tech.Dig., pp. 59-60, 1999. [19] J. H. Stathis and D. J. DiMaria, “Reliability projection for ultra-thin oxides at low voltage, Technical Digest, pp. 167-170, 1998. [20] D. K. Schroder and J. A. Babcock, “Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing, J. Appl. Phys., vol. 94, no. 1, pp. 1-18, 2003. [21] H. R. Huff, and D. C. Gilmer, “High dielectric constant materials, VLSI MOSFET applications, Springer, 2005. [22] J. Robertson, “High dielectric constant oxides Eur. Phys. J. Appl. Phys., vol. 28, no. 3, pp. 265-192, 2004. [23] S. P. Mukherjee, “Sol-gel processes in glass science and technology, J. Non-Cryst. Solids, vol. 42, no. 1-3, pp. 477-488, 1980. [24] H. Dislich, and P. Hinz, “History and principles of the sol-gel process, and some new multicomponent oxide coatings, J. Non-Cryst. Solids, vol. 48, no. 1, pp. 11-16, 1982. [25] D. P. Partlow, and B. E. Yoldas, “Colloidal versus polymer gels and monolithic transformation in glass-forming systems, J. Non-Cryst. Solids, vol. 46, no. 2, pp. 153-161, 1981. [26] S. S. Li and W. R. Thurber, “The dopant density and temperature dependence of electron mobility and resistivity in n-type silicon, Solid-State Electron., vol. 20, no.7 ,pp.609-616, 1977. [27] V. I. Fistul, M. I. Iglitsyn and E. M. Omelyanovskii “Mobility of electrons in germanium strongly doped with arsenic, Sov. Phys. Solid State, vol. 4, no. 4, pp.784-785, 1962. [28] Rode, D. L., “Semiconductors and semimetals, R. K. Willardson and A. C. Beer, eds., Academic Press, N.Y., vol. 10, pp. 1-89, 1975. [29] J. D. Oliver, Jr., L. F. Eastman, P. D. Kirchner, and W. J. Schaff, “Electrical characterization and alloy scattering measurements of LPE GaxIn1-xAs/InP for high frequency device applications, J. Crystal Growth, vol. 54, no. 1, pp. 64-68, 1981. [30] E. Litwin-Staszewska, W. Szymanska, and P. Piotrzkowski, “The electron mobility and thermoelectric power in InSb at atmospheric and hydrostatic pressures, Phys. Status Solidi (b), vol. 106, no. 2, pp. 551-559, 1981. [31] V. V. Karataev, M. G. Mil'vidski, N. S. Rytova, and V. I. Fistul', “Compensation in n-type InAs, Sov. Phys. Semicond., vol. 11, no. 9, pp. 1009-1011, 1977. [32] Chia-Yu Wei, Wen-Chieh Huang, Chih-Kai Yang, Yen-Yu Chang, and Yeong-Her Wang, “Low operating voltage pentacene-based transistors and inverters with solution-processed barium zirconate titanate insulators, IEEE Electron Device Lett., vol. 32, no. 13, pp. 1755-1758, 2011. [33] Chia-Yu Wei, Shu-Hao Kuo, Wen-Chieh Huang, Yu-Ming Hung, Chih-Kai Yang, Feri Adriyanto, and Yeong-Her Wang, “High performance pentacene-based thin film transistors and inverters with solution-processed barium titanate insulators, IEEE Transactions on Electron Devices, vol. 59, no. 2, pp. 477-484, 2012. [34] H. Xiao, “Intorduction to semiconductor manufacturing technology, Pearson, 2007. [35] S. M. Sze, “Semiconductor devices: physics and technology, Wiley & Sons Inc., 1981. [36] J. W. Chung, J. C. Roberts, E. L. Piner, and T. Palacios, “Effect of gate leakage in the subthreshold characteristics of AlGaN/GaN HEMTs, IEEE Electron Device Lett., vol. 29, no. 11, pp. 1196-1198, 2008. [37] P. Kozodoy, J. P. Ibbetson, H. Marchand, P. T. Fini, S. Keller, J. S. Speck, S. P. DenBaars, and U. K. Mishra, “Electrical characterization of GaN p-n junctions with and without threading dislocations, Appl. Phys. Lett., vol.73, no. 7, pp. 975-977, 1998 [38] H. Kim, J. Lee, D. Liu, and W. Lu, “Gate current leakage and breakdown mechanism in unpassivated AlGaN/GaN high electron mobility transistors by post-gate annealing, Appl. Phys. Lett., vol. 86, no. 14, pp. 143505-1-143505-3, 2005. [39] Y. C. Chang, W. H. Chang, H. C. Chiu, L. T. Tung, C. H. Lee, K. H. Shiu, M. Hong, “Inversion-channel GaN metal-oxide semiconductor field-effect transistor with atomic- layer-deposited Al2O3 as gate dielectric, Appl. Phys. Lett., vol. 93, no. 5, pp. 053504 - 053504-3, 2008. [40] J. M. Wu and C. J. Chen, “Dielectric properties of (Ba, Nb) doped TiO2 ceramics: Migration mechanism and roles of (Ba, Nb), J. Mater. Sci., vol. 23, no. 11, pp. 4157-4164, 1988. [41] Ivana, S. Subramanian, E. Y.-J. Kong, Q. Zhou, and Y.-C. Yeo, “Co-InGaAs as a novel self-aligned metallic source/drain material for implant-less In0.53Ga0.47As n-MOSFETs, ISDRS, pp. 1-2, 2011, college park, MD, USA. [42] S. H. Kim, M. Yokoyama, N. Yaoka, R. Iida, S. Lee, R. Nakane, Y. Urabe, N. Miyata, T. Yasuda, H. Yamada, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, “Self-aligned metal source/drain InxGa1-xAs n-metal-oxide-semiconductor field-effect transistors using Ni-InGaAs alloy,Appl. Phys. Express, vol. 4, no. 2, pp. 024201-024201-3, 2011. [43] E. H. Nicollian and J. R. Brews, “MOS (Mteal Oxide Semiconductor) physics and technology, New Jersey: Artech House, 1982. [44] R. Lindner, “Semiconductor surface varator, The Bell System Technical Journal, vol. 41, pp. 803-831, 1962. [45] S. M. Sze, “Semiconductor devices: physics and technology, Wiley & Sons Inc., pp.362-447, 1983. [46] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-κ gate dielectrics: current status and materials properties considerations, J. Appl. Phys., vol. 89, no. 10, pp. 5243-5275, 2001.
|