跳到主要內容

臺灣博碩士論文加值系統

(44.200.194.255) 您好!臺灣時間:2024/07/20 13:58
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:劉益廷
研究生(外文):Yi-ting Liu
論文名稱:架構描述語言模擬機制的設計與實作
論文名稱(外文):Design and Implementation of Simulator Mechanisms ofArchitecture Description Language
指導教授:許蒼嶺
指導教授(外文):Tsang-Ling Sheu
學位類別:碩士
校院名稱:國立中山大學
系所名稱:電機工程學系研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2012
畢業學年度:100
語文別:中文
論文頁數:71
中文關鍵詞:架構描述語言整合資料通用剖析器模擬器編解碼器
外文關鍵詞:generalized parseruniversal datadecodersimulatorarchitecture description language
相關次數:
  • 被引用被引用:1
  • 點閱點閱:219
  • 評分評分:
  • 下載下載:14
  • 收藏至我的研究室書目清單書目收藏:0
在系統晶片的時代,系統設計的複雜度不斷增加,造成設計不易收斂。對於系統結構的設計與探索,我們需要有效的設計、敘述與驗證。運用架構描述語言,可以支援有效的系統層設計敘述與驗證。針對線有的架構描述語言的不足,我們設計改善與增加其架構描述語言的敘述能力,其敘述方式包括行為式描述、結構式描述、規律式描述、預建架構功能描述與整合資料設計,提供更合適於架構設計的運用。本論文的研究重點在於支援此架構描述語言的驗證能力,設計了此語言的模擬器。其組成模擬器機制包括語言輸入設計、模擬資料建立設計、行為式架構模擬技術、結構式架構模擬技術、規律式架構模擬技術、特定預建架構模組技術、整合資料模擬技術運用此模擬器,我們可以驗證以此語言表達的各種架構設計的功能與效能,模擬結果以提供系統層設計探索的有效參考,促進其設計的收斂。
In the age of system-on-chip designs, design complexity of systems increases continuingly. This results in difficulty of design convergence. In design exploration of system architectures, we need to design, specify, and verify system designs effectively. By employing an architecture description language (ADL), we can effectively support specification and verification of system level designs. Existing ADLs have certain de-efficiencies in specification capabilities. We designed and improved specification capabilities in our architecture description language. Specification techniques in our ADL include behavioral description, structural description, regular structure description, built-in architecture feature description, and data integration description. In this thesis research, we focus on supporting verification capability of our ADL. We designed a simulator of the ADL. The simulation mechanisms include language input design, simulation data structure construction, behavioral simulation, structural simulation, regular architecture simulation, built-in architecture feature simulation, and data integration mechanism. With the ADL simulator, we can verify functionality and performance of architecture designs specified in the ADL. Simulation results can thus be used to guide design exploration and help design convergence.
目 錄
致謝.............................................................................................................i
摘要............................................................................................................ii
Abstract......................................................................................................iii
目錄............................................................................................................iv
圖次............................................................................................................vi

第 一 章 緒論..........................................................................................1
1.1 研究動機........................................................................................1
1.2 研究背景........................................................................................2
1.3 問題描述........................................................................................3
1.4 論文組織........................................................................................4
第 二 章 架構描述語言設計..................................................................5
2.1架構描述語言設計構想.................................................................5
2.2行為式架構模組描述.....................................................................5
2.3結構式架構模組描述.....................................................................7
2.4規律式架構模組描述.....................................................................8
2.5特定預建架構模組描述...............................................................11
2.6整合資料設計...............................................................................15
第 三 章 架構描述語言模擬器設計....................................................17
3.1模擬器設計....................................................................................17
3.1.1語言輸入設計......................................................................17
3.1.2模擬資料建立設計..............................................................19
3.2行為式架構模擬技術…...............................................................20
3.3結構式架構模擬技術...................................................................23
3.4規律式架構模擬技術...................................................................25
3.5特定預建架構模擬技術...............................................................29
3.6整合資料設計………………………………………….………..33
3.7語言輸入………………………………………………………...35
第 四 章 實作與範例………………………………………………….37
4.1軟體實作…………………………………………………………37
4.1.1軟體架構圖示與處理流程…….………………………….37
4.1.2程式語言………………….…….…………………………38
4.1.3軟體工具………………….…….…………………………39
4.2範例設計…………………………………………………………39
4.2.1範例設計一……………………………...………………...40
4.2.2範例設計二………………………………...…………..….43
4.2.3範例設計三……………………………...………………...47
4.2.4範例設計四………………………………...…………..….52
第 五 章 結論........................................................................................58
參考文獻....................................................................................................59
參考文獻
[1]王駿發,等, 系統單晶片概論SOC, McGraw-Hill, 2006.
[2]郭煒, 嵌入式系統晶片設計-從理論邁向實務, 博碩文化, 2008
[3]D A. Patterson and J L. Hennessy, Computer Architecture - A Quantitative Approach, Morgan Kaufmann, 2008.
[4]P. Marwedel, et al., “Matching System and Component Behaviour in MIMOLA Synthesis Tools,” Proc. of the conference on European design automation, March, 1990.
[5]G. Hadjiyiannis, et al., “ISDL: An Instruction Set Description Language for Retargetability,” Proc. of the 34th annual Design Automation Conference, June 1997.
[6]A. Halambi, et al., “EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability,” Design, Automation and Test in Europe Conference and Exhibition, March 1999.
[7]Stefan Pees, et al., “LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures,” Design Automation Conference, March 1990.
[8]Prabhat Mishra, et al., “Architecture Description Language (ADL)-Driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs,” ACM Trans. on Design Automation of Electronic Systems, Vol. 11, No. 3, July 2006.
[9]Tzen-Jay Txen, ADL-Based Design and Generation of an ARM, Master Thesis, Dept. of Electrical Eng., Nat’l Cheng Kung Univ., Taiwan, 2008.
[10]羅鳴, 一種結構描述語言模擬器的軟體設計, 中山大學電機工程學系碩士論文, 2011年2月
[11]Tsung Lee, The Design of a New Architecture Description Language, Internal Memo, Computing System Lab, Dept. of Electrical Eng., Nat’l Sun Yat-Sen Univ., May 2012.
[12]Tsung Lee, Simulator Design of a New Architecture Description Language, Internal Memo, Computing System Lab, Dept. of Electrical Eng., Nat’l Sun Yat-Sen Univ., June 2012.
[13]J R. Levine, et al., lex & yacc, O’REILLY, 1992.
[14]Tsung Lee and Yao-Yi Huang, “A rule-driven parser design,” Proc. of the IEEE Int’l Conf. on Management and Information Engineering, July, 2012.
[15]侯捷, STL原碼剖析, 碁峯, 2002.
[16]David C. Black and Jack Donovan, SystemC : From The Ground Up, Eklectic Ally, 2004
[17]D A. Patterson and J L. Hennessy, Computer Organization and Design, Morgan Kaufmann, 2005.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top