跳到主要內容

臺灣博碩士論文加值系統

(44.220.247.152) 您好!臺灣時間:2024/09/20 20:00
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:何昆展
研究生(外文):Ho, Kun-Chan
論文名稱:矽鍺BiCMOS製程中整合類比數位轉換器之影像感測電路設計
論文名稱(外文):The Design of Image sensor integrated with A/D converter in SiGe BiCMOS Technology
指導教授:徐永珍徐永珍引用關係
指導教授(外文):Hsu, Yung-Jane
學位類別:碩士
校院名稱:國立清華大學
系所名稱:電子工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2012
畢業學年度:100
語文別:中文
論文頁數:82
中文關鍵詞:影像感測器類比數位轉換器
外文關鍵詞:Image SensorA/D Converter
相關次數:
  • 被引用被引用:4
  • 點閱點閱:206
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本研究之目的在於將實驗室高效能的像素架構、類比數位轉換器以及週邊電路整合於同一晶片中,以降低雜訊與節省晶片面積,使其能方便應用於多功能消費性電子產品中。本研究使用標準的TSMC 0.18μm SiGe BiCMOS標準製程,在Full HD的規格下,嘗試實現具有30frame/s的畫面更新率、高動態偵測範圍的單晶片攝像系統。
在類比數位轉換器方面,因考量未來對於高畫素的需求,影像感測器使用行並列的輸出方式,故使用高線性度、架構簡單且低功率損耗的單斜率架構,做為每一行的類比數位轉換器,設計解析度為十位元,取樣頻率為50kHz,每一行的功率損耗小於150uW。

The purpose of this research is to integrate a high-performance pixel architecture which designed by our laboratory, an analog to digital converter (ADC) and peripheral circuits in chip. It can reduce noise, save chip area, and easily be applied to the multi-function consumer electronics. Therefore, this study will design a front-end circuit for a Full HD camera-on-chip system with 30 frames per second, wide sensing dynamic range in standard TSMC 0.18μm SiGe BiCMOS technology.
Considering the demand of higher pixel resolution in the future, this paper presents a CMOS imager with column-level ADC. The implemented ADC uses a single-slope architecture which features high linearity, simple structure and low power consumption. Design of resolution is 10bit, sampling rate is 50kHz, and power consumption is less than 150uW for each column.

第一章 前言 1
1.1研究背景與發展現況 1
1.2研究動機 4
1.3論文章節架構 5

第二章 CMOS影像感測器之特性與技術 6
2.1 CMOS影像感測器的基本操作與原理 6
2.2 CMOS影像感測器的特性 8
2.3 CMOS影像感測器常見之像素架構 11
2.4類比數位轉換器的特性參數 15
2.5 CMOS影像感測器常見之類比數位轉換器 18

第三章 電路設計 24
3.1 SIGE感光二極體[11] 25
3.2對數型主動像素感測電路 27
3.3單斜率類比數位轉換器 31
3.3.1 Fixed Pattern Noise抑制電路設計 34
3.3.2斜坡產生器 39
3.3.3比較器 40
3.3.4十位元計數器與移位暫存器 41
3.4 偏壓電路設計 43
3.5 時脈控制電路設計 45
3.5.1時脈產生器 46
3.5.2電路控制開關設計 47

第四章 模擬結果 49
4.1像素電路模擬 49
4.2 CDS電路模擬 51
4.3斜坡訊號產生器模擬 52
4.4單斜率ADC電路模擬結果 54
4.5影像感測器數位輸出模擬結果 57
4.6時脈控制電路模擬 59
4.7晶片佈局 59
4.8文獻比較表 62

第五章 量測結果與探討 63
5.1 量測系統的建立 63
5.1.1 量測儀器 64
5.2 8X8影像感測器量測結果 65
5.2.1偏壓與數位控制電路量測結果 65
5.2.2單一畫素量測結果 66
5.2.3 ADC量測結果 68
5.2.4系統量測結果 72
5.3 量測結果討論 72

第六章 總結 77
6.1 成果整理 77
6.2 後續研究改進之建議 77

[1] M. Bigas, E. Cabruja, J. Forest, J. Salvi, “Review of CMOS image sensors”, Microelectronics Journal 37 (2006) 433–451.
[2] Abbas El Gamal and Helmy Eltoukhy, “CMOS IMAGE SENSORS”, IEEE Circuits Devices Mag., pp. 6-20, May June 2005.
[3] Eric R. Fossum, “CMOS Image Sensors: Electronic Camera On A Chip”, IEEE Trans. Electron Devices, VOL. 44, NO. 10, pp. 1689-1698, OCTOBER 1997.
[4] Tsung-Hsun Tsi, “A Pixel Circuit Research on High Dynamic Range CMOS Image Sensor”, MS. Thesis, Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan, June 2007.
[5] Shu-Cheng Liu, “Study on Parameters Extraction Method of CMOS Image Sensor”, NTHU, MS. Thesis, Institute of Electronic Engineering, Hsinchu, Taiwan, June 2005.
[6] Hsiu-Yu Cheng and Ta-Chin King, “A CMOS Image Sensor With Dark-Current
Cancellation and Dynamic Sensitivity Operations” , IEEE Trans. Electron Devices, vol.50,no.1, pp. 91-95, January 2003.
[7] Liang-Wei Lai, Cheng-Hsiao Lai, and Ya-Chin King, “A Novel Logarithmic
Response CMOS Image Sensor With High Output Voltage Swing and In-Pixel
Fixed-Pattern Noise Reduction”, IEEE Sensors J., Vol. 4, No.1, pp. 122-126,
February 2004.
[8] Eric R. Fossum, “CMOS Image Sensors:Electronic Camera-On-A-Chip” , IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 44, NO. 10, pp. 1689-1698, OCTOBER 1997.
[9] Stuart Kleinfelder, SukHwan Lim, Xinqiao Liu, and Abbas El Gamal,
“A 10000 Frames/s CMOS Digital Pixel Sensor”, IEEE JOURNAL OF
SOLID-STATE CIRCUITS, VOL. 36, NO. 12, pp. 2049-2059, DECEMBER 2001.
[10] B. Razavi, Principle of Data Conversion System Design, IEEE Press, 1995.
[11] 黃吉成,“應用於0.35 μm SiGe BiCMOS 高速光電積體電路之設計技巧", 國立清華大學, 電子工程研究所, 博士論文, 中華民國九十八年七月.
[12] Behzad Razavi, “Design of Analog CMOS Integrated Circuit”, McGraw-Hill, 2001.
[13]Philip E. Allen, Douglas R. Holberg, “CMOS ANALOG CIRCUIT DESIGN”, Oxford University Press, 2010.
[14] Khaled Salama and Abbas El Gamal, “Analysis of Active Pixel Sensor Readout Circuit”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 50, NO. 7, pp. 941-945, JULY 2003.
[15] Nobuhiro Kawai, and Shoji Kawahito, “Noise Analysis of High-Gain, Low-Noise Column Readout Circuits for CMOS Image Sensors”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, pp. 185-194, FEBRUARY 2004.
[16] F. Azdis, S. Bernard, Y. Bertrand, X. Michel, M. Renovell, ”A Low-Cost Adaptive Ramp Generator for Analog BIST Applications,” 19th IEEE Pro. on VLSI Test Symposium, pp 266-271, 2001.
[17] C. Lee, P. Mok, “A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique”, IEEE Journal of Solid-State Circuits, vol.39, pp.3-14, Jan. 2004.
[18] “Noise” in Design of Analog CMOS Integrated Circuits, Behzad Razavi, 1st New York,USA: McGraw-Hill, 2001, ch.7 pp. 215-218, ch.11 pp. 377-381, ch.12 pp. 410-423.
[19] 張倫愷,“應用於0.18μm標準SiGe BiCMOS製程影像感測器之大陣列電路設計", 國立清華大學, 電子工程研究所, 碩士論文, 中華民國一百年十一月.
[20] Isao Takayanagi, Miho Shirakawa, Koji Mitani, Masayuki Sugawara, Steinar Iversen, Jørgen Moholt, Junichi Nakamura, and Eric R. Fossum, “A 1.25-inch 60fps 8.3-M-Pixel Digital-Output CMOS Image Sensor”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 11, pp. 2305-2314, NOVEMBER 2005.
[21] Satoshi Yoshihara, Masaru Kikuchi, Yoshiharu Ito, Yoshiaki Inada,
Souichiro Kuramochi, Hayato Wakabayashi, Masafumi Okan, Ken Koseki, Hiromi Kuriyama, Junichi Inutsuka, Akari Tajima, Tadashi Nakajima, Yoshiharu Kudoh, Fumihiko Koga, Yasuo Kasagi, Shinya Watanabe, Tetsuo Nomoto, “A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change”, ISSCC 2006, pp. 1984-1993.
[22] Yoshikazu Nitta, Yoshinori Muramatsu, Kiyotaka Amano, Takayuki Toyama, JunYamamoto, Koji Mishina, Atsushi Suzuki, Tadayuki Taura, Akihiko Kato, Masaru Kikuchi, Yukihiro Yasui, Hideo Nomura, Noriyuki Fukushima, “High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor”, ISSCC 2006, pp. 2024-2031.
[23] Hidekazu Takahashi, Tomoyuki Noda, Takashi Matsuda, Takanori Watanabe, Mahito Shinohara, Toshiaki Endo, Shunsuke Takimoto, Ryuuichi Mishima, Shigeru Nishimura, Katuhito Sakurai, Hiroshi Yuzurihara, Shunsuke Inoue, “A 1/2.7 inch Low-Noise CMOS Image Sensor for Full HD Camcorders”, ISSCC 2007 , pp. 510-618.
[24] Peter Centen, Steffen Lehr, Volker Neiss, Sabine Roth, Jeroen Rotte,
Heinrich Schemmann, Michael Schreiber, Patrick Vogel, Boon-Keng Teng,
Klaas Damstra, “A 2/3 inch CMOS Image Sensor for HDTV Applications with Multiple High-DR Modes and Flexible Scanning”, ISSCC 2007 , pp. 512-619.
[25] Masanori Furuta, Yukinari Nishikawa, Toru Inoue, and Shoji Kawahito, “A High-Speed, High-Sensitivity Digital CMOS Image Sensor With a Global Shutter and 12-bit Column-Parallel Cyclic A/D Converters”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 4, pp. 766-774, APRIL 2007.
[26] Shinichiro Matsuo, Timothy J. Bales, Masahiro Shoda, Shinji Osawa, Katsuyuki Kawamura, Anders Andersson, Munirul Haque, Hidenari Honda, Bryan Almond, Yaowu Mo, Jeffrey Gleason, Tony Chow, and Isao Takayanagi, “8.9-Megapixel Video Image Sensor With 14-b Column-Parallel SA-ADC”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 11, pp. 2380-2389, NOVEMBER 2009.
[27] Jong-Ho Park, Satoshi Aoyama, Takashi Watanabe, Keigo Isobe, and Shoji Kawahito, “A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs”, IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 11, pp. 2414-2422, NOVEMBER 2009.
[28] Hayato Wakabayashi, Keiji Yamaguchi, Masafumi Okano, Souichiro Kuramochi, Oichi Kumagai, Seijiro Sakane, Masamichi Ito, Masahiro Hatano, Masaru Kikuchi, Yuuki Yamagata, Takeshi Shikanai, Ken Koseki, Keiji Mabuchi, Yasushi Maruyama, Kentaro Akiyama, Eiji Miyata, Tomoyuki Honda, Masanori Ohashi, Tetsuo Nomoto, “A 1/2.3-inch 10.3Mpixel 50frame/s Back-Illuminated CMOS Image Sensor”, ISSCC 2010, pp. 410-411.
[29] Youngcheol Chae, Jimin Cheon, Seunghyun Lim, Minho Kwon, Kwisung Yoo, Wunki Jung, Dong-Hun Lee, Seogheon Ham, and Gunhee Han, “A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel ΔΣ ADC Architecture”, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 1, pp. 236-247, JANUARY 2011.
[30] 雷良煥,“新型低照度與高動態範圍之影像感測器陣列電路設計", 國立清華大學, 電子工程研究所, 碩士論文, 中華民國九十九年七月.

連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊