|
[1]R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997. [2]R. Shalem, E. John, and L.K John, “A novel low power energy recovery full adder cell,” Proceedings of the 1999 IEEE Great Lakes Symposium on VLSI, pp. 380–383, Feb. 1999. [3]Nan Zhuang and Haomin Wu, “A new design of the CMOS full adder,” IEEE Journal of Solid-State Circuits, vol. 27, No.5, pp. 840-844, May 1992. [4]V. G. Oklobdzija, M Soderstrand, and B.Duchene, “Development and Synthesis Method for Pass-Transistor Logic Family for High-Speed and Low Power CMOS,” Proceedings of the 1995 IEEE 38th Midwest Symposium on Circuits and Systems, vol. 1, pp. 298-301, 1995. [5]Ahmed M. Shams and Magdy A. Bayoumi, “A New Full Adder Cell for low-power Applications,” Proceedings of the 1998 IEEE 8th Great Lakes Symposium on VLSI, pp. 45-49, 1998. [6]F. Moradi, D. T. Wisland, H. Mahmoodi, S. Aunet, T. V. Cao, and A. Peiravi, “Ultra Low Power Full Adder Topologies,” in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3158-3161, May. 2009. [7]H.-T. Bui, A.-K. Al-Sheraidah, and Y. Wang, “Design and analysis of 10-transistor full adders using novel XOR-XNOR gates,” in Proc. 5th Int. Conf. on Signal Processing, vol. 1, pp. 619-622, Aug. 2000. [8]H.-T. Bui, Y. Wang, and Y. Jiang, “Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates,” IEEE Tran. Circuits Syst. II: Analog Digit. Signal Process., pp. 25-30, Jan. 2002. [9]F. Vasefi and Z. Abid, “10-Transistor 1-bit adders for n-bit parallel adders,” In Proceedings of the 16th International Conference on Microelectronic (ICM)s, pp. 174-177, Dec. 2004. [10]P.-M. Lee, C.-H. Hsu, and Y.-H. Hung, “Novel 10-T full adders realized by GDI structure,” 2007 IEEE Inetrnational Symposium on Integrated Circuit (ISIC-2007), pp. 115-118, Sep. 2007. [11]D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEE Proc. Circuits, Devices and Systems, vol. 148, no, 1, pp. 19-24, Feb. 2001.
[12]S. Goel, A. Kumar, and M. A. Bayoumi, “Design of robust, energy-efficient full adders for deep-submicron design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 12, pp. 1309-1321, Dec. 2006. [13]D. Wang, M. Yang, W. Cheng, X. Guan, Z. Zhu, and Y. Yang, “Novel Low Power Full Adder Cells in 180nm CMOS Technology,” 2009 IEEE Industrial Electronics and Aplications(ICIEA-2009), pp. 430-433, May 2009.
|