參考文獻
[1]E. Bogatin, Signal Integrity – Simplified, N.J.: Pretice Hall, 2004.
[2]G. H. Shiue, C. Y. Chao, R. B. Wu, “Guard Trace Design for Improvement on Transient Waveforms and Eye Diagrams of Serpentine Delay Lines,” IEEE Trans. Adv. Packag., vol. 33, no. 4, pp. 1051-1060, Nov. 2010.
[3]B. D. Jarvis, “The effects of interconnections on high-speed logic circuits,” IEEE Trans. Electron. Comput., vol. 12, no. 5, pp. 476-487, Oct. 1963.
[4]H. Liaw and H. Merkelo, “Crossing the planes at high speed,” IEEE Circuits & Devices Mag., vol. 13, no. 6, pp. 22–26, Nov. 1997.
[5]J. Kim, H. Lee, and J. Kim, “Effects on signal integrity and radiated emission by split reference plane on high-speed multilayer printed circuit boards,” IEEE Trans. Adv. Packag., vol. 28, no. 11, pp. 724–735, Nov. 2005.
[6]S. H. Hall, G. W. Hall and J. A. Mccall, High-Speed Digital System Design, NY: Wiley, 2000.
[7]H.-J. Liaw and H. Merkelo, “Signal integrity issues at split ground and power planes,” in Proc. 46th Electron. Comp. Technol. Conf., Orlando, FL, May 1996, pp. 752–755.
[8]Kazerooni, M.; Cheldavi, A.; Kamarei, M., “Crosstalk and electromagnetic interference noise investigation for a coupled pair of microstrip lines with a break in ground structure,” Microwaves, Antennas & Propagation, IET, Vol. 4, Issue 9 2010, pp. 1336 – 1346.
[9]Ansoft HFSS user’s Guide—High Frequency Structure Simulator, Ansoft Co., 2003.
[10]王晨光,使用矩形共振器架構於耦合線間改善遠端串音干擾與信號時序抖動,碩士論文,國立臺北科技大學電腦與通訊研究所,台北,2011。[11]M. S. Sharawi, “Practical issues in high speed PCB design,” IEEE Potentials, vol. 23, no. 2, Apr.-May 2004, pp. 24-27.
[12]S. H. Hall and H. L. Hech, Advanced Signal Integrity for High-Speed Digital System Design, Hoboken, NJ: Wiley, 2009.
[13]L. A. Hayden and V. K. Tripathi, “Characterization of Differential Interconnects form Time Domain Reflectometry Measurement,” IEEE Trans. Microw. Theory Tech., vol. 42, no. 9, pp. 1737-1743, Sept. 1994.
[14]B. Young, Digital Signal Integrity, Prentince Hall, N. J., 2001.
[15]S. Ghnimi, A. Rajhi, and A. Gharsallah, “Theoretical and simulation of crosstalk between two strip lines using multiconductor transmission line,” in Proc. Int. Conf. Microelectronics(ICM2007), Dec. 2007, pp. 407-410
[16]L. Zhi, W. Qiang, and S. Changsheng, “Application of guard traces with vias in the RF PCB layout,” in Proc. 3rd Int. Symp. Electromagn. Compat., Beijing, China, May 21-24, 2002, pp. 771-774.
[17]M. I. Montrose, EMC and the Printed Circuit Board: Design, Theory, and Layout Made Simple, IEEE Press, 1998.
[18]K. Lee, H. B. Lee, H. K. Jung, J. Y. Sim, and H. J. Park, “Serpentine guard trace to reduce far-end crosstalk and even-odd mode velocity mismatch of microstrip lines by than 40%,” in Electron. Compon. Technol. Conf., Reno, NV, Jun. 2007, pp. 329-332.
[19]K. Lee, H. B. Lee, H. K. Jung, J. Y. Sim, and H. J. Park, "A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines," IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 809-817,
Nov. 2008.
[20]I. Novak, B. Eged, and L. Hatvani, “Measurement by vector-network analyzer and simulation of crosstalk reduction on printed circuit boards with additional center traces,” in Proc. Instrumentation Measurement Technol. Conf., Irvine, CA, May 1993, pp. 269-274.
[21]ADS 2008A, Agilent Technologies. (www.agilent.com)