|
[1] 劉深淵、楊清淵(2008)。鎖相迴路(初版)。台中市:滄海書局。 [2] A. Hatakeyama, H. Mochizuki, T. Aikawa, M. Takita, Y. Ishii, H. Tsuboi, S.-Y. Fujioka, S. Yamaguchi, M. Koga, Y. Serizawa, K. Nishimura, K. Kawabata, Y. Okajima, M. Kawano, H. Kojima, K. Mizutani, T. Anezaki, M. Hasegawa and M. Taguchi, “A 256-Mb SDRAM Using a Register-Controlled Digital DLL” IEEE J. Solid-State Circuits, Vol.32 Issue:11 pp.1728–1734, Nov. 1997. [3] F. Lin, J. Miller, A. Schoenfeld, M. Ma and R. J. Baker, “A register-controlled symmetrical DLL for double-data-rate DRAM,” IEEE J. Solid- State Circuits, Vol.34 Issue:4 pp. 565–568 Apr. 1999. [4] H. Sutoh, K. Yamakoshi and M. Ino, “Circuit technique for skew-free clock distribution,” IEEE Custom Integrated Circuits Conf., 1995, pp.163–166 May 1995. [5] G.-K. Dehng, J.-M. Hsu, C.-Y. Yang and S.-I. Liu, “Clock-Deskew Buffer Using a SAR-Controlled Delay-Locked Loop,” IEEE J. Solid-State Circuits, Vol. 35 Issue:8 pp.1128-1136 Aug.2000. [6] K.-H. Cheng, Y.-L. Lo and W.-F. Yu, “A mixed-mode delay-locked loop for wide-range operation and multiphase outputs,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2003, Vol. II, pp. 25–28. [7] H.-Y. Huang, Y.-J. Tsai, K.-L. Ho and C.-Y. Lin “All Digital Time-To-Digital Converter Using Single Delay-Locked Loop,” IEEE International, SOC Conference pp.341-344 Sept. 2008. [8] Y.-M. Wang and J.-S. Wang, “An All-Digital 50% Duty-Cycle Corrector,” Circuit and Systems,2004. ISCAS’04. Vol:2 pp.II-925-8 Vol.2 May2004 [9] R.-J. Yang and S.-I. Liu “A 40–550 MHz Harmonic-Free All-Digital Delay Locked Loop Using a Variable SAR Algorithm,” IEEE J. Solid-State Circuits, Vol. 42 Issue:2 pp.361-373 Feb.2007. [10] Y.-G. Chen, “A Wide-Range, Fast-Locking, and Harmonic-Free All-Digital Delay-Locked Loop with an Adaptive SAR Controller” [11] Y.-G. Chen, H.-W. Tsao and C.-S. Hwang, “A Fast-Locking All-Digital Deskew Buffer With Duty-Cycle Correction,” IEEE T. VLSI Systems, Vol. 21 Issue:2 pp.270-280 Feb.2013. [12] G.-K. Dehng, J.-W. Lin and S.-I. Liu, “A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm,” IEEE C. Custom Integrated Circuits pp.489-492 May2001. [13] S.-K. Kao and S.-l. Liu, “A Wide-Range All-Digital Duty Cycle Corrector with a Period Monitor,” IEEE C. EDSSC 2007 pp.349-352 Dec. 2007. [14] H.-H. Chang and S.-I. Liu, “A Wide-Range and Fast-Locking All-Digital Cycle-Controlled Delay-Locked Loop,” IEEE J. Solid-State Circuits, Vol. 40 Issue:3 pp.661-670 Mar.2005. [15] S.-K. Kao and S.-I. Liu, “All-Digital Fast-Locked Synchronous Duty-Cycle Corrector,” IEEE T. Express Briefs, Vol.53 Issue:12 pp.1363-1367 Dec.2006. [16] M.-Y. Kim, Dongsuk Shin, Hyunsoo Chae and Chulwoo Kim, “A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time,” IEEE T. VLSI Systems, Vol.17 Issue:10 pp.1461-1469 Oct. 2009. [17] Dongsuk Shin, Janghoon Song, Hyunsoo Chae, and Chulwoo Kim, “A 7 ps Jitter 0.053 mm2 Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC,”IEEE J. Solid-State Circuits Vol.44 Issue:9 pp.2437-2451 Sept.2009. [18] D.-H. Jung, Kyungho Ryu, J.-H. Park, and S.-O. Jung, “A Low-Power and Small-Area All-Digital Delay-Locked Loop with Closed-Loop Duty-Cycle Correction,” ESSCIRC pp.181-184 Sept.2012
|