臺灣博碩士論文加值系統

在超大型積體電路測試流程中，功率消耗和測試資料量多寡是重要的議題，內建式自我測試是一種可測試設計技術，是利用嵌入測試邏輯閘來偵測電路中的錯誤，線性回饋暫存器則是最常用在低成本內建式自我測試中用於產生測試資料的技術。Dual LFSR reseeding是利用兩個線性回饋暫存器來做reseeding，最後將兩個線性回饋暫存器的輸出做AND或是OR運算，以減少0、1切換個數。本論文研究中，利用兩個線性回饋暫存器，在低功率消耗的情況下，壓縮線性回饋暫存器的長度。做法是一個線性回饋暫存器只產生測試資料中1的部分，另一個線性回饋暫存器則產生1和所需要的0，如此一來，比起需要兩倍資料量來做AND或OR的技術，此方法除了可降低功率消耗之外，也減少了測試資料量。我們將此方法運用在ISCAS’89的電路中，明顯達到了不錯的壓縮結果。

Power consumption and test data volume are two important issues in VLSI testing. BIST (Built-In Self-Test) is a kind of DFT technique, which uses embedded logic gates to detect some faults in circuits. LFSR is commonly used in low overhead BIST to generate test data. Dual LFSR reseeding use two LFSRs to reseed, and the outputs of the different LFSR operate with AND or OR operation, therefore, it can reduce the number of transitions. An improved dual LFSR reseeding technique is pro-posed in this paper, we use two LFSRs, one deal with the test data 1, and the other care about the test data 1 and 0. So, this method can not only reduce the test power but also decrease the test data volume. The average test LFSR length compression is 51.2% in the circuit ISCAS'89.

第一章、緒論 1
第二章、基礎架構 4
2.1內建自我測試(BIST) 4
2.1.1 組合電路(Combinational Circuit) 4
2.1.2 循序電路(Sequential Circuit) 5
2.2線性回饋位移暫存器(LFSR) 6
2.2.1 定義及特性(Definitions and Properties) 6
2.2.2 LFSR特徵方程式(Polynomial of LFSR) 8
2.2.3測試資料計算(Test Cube Calculation) 9
第三章、方法 11
3.1 Single LFSR 11
3.2 Dual LFSR Reseeding 11
3.3 Proposed Method 14
第四章、實驗結果 17
第五章、結論 19
參考文獻 20

[1]L.-T. Wang, C.-W. Wu, and X. Wen, editors, VLSI Test Principles and Architec-tures: Design for Testability, Morgan Kaufmann, San Francisco, 2006.

[2]L.-T.Wang, C. E. Stroud, and N. A. Touba, editors, System-on-Chip Test Archi-tectures: Nanometer Design for Testability, Morgan Kaufmann, San Francisco, 2007.

[3]T. W. Williams and K. Parker, “Design for Testability – A Survey,” Proceedings of the IEEE, vol. 71, no. 1, pp. 98–112, Jan. 1983.

[4]P. H. Bardell, W. H. McAnney, and J. Savir, Built-In Test for VLSI: Pseu-do-Random Techniques. London: John Wiley &; Sons, 1987.

[5]C. E. Stroud, “An Automated Built-In Self-Test Approach for General Sequential Logic Synthesis,” in Proc. of the Design Automation Conf., Jun. 1988, pp. 3–8.

[6]C. E. Stroud, A Designer’s Guide to Built-In Self-Test, Springer, Boston, 2002.

[7]H.-C. Tsai, K.-T. Cheng, and S. Bhawmik, “Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme,” in Proc. of the De-sign Automation Conf., Jun. 1999, pp.748–753.

[8]H. Cheung and S. Gupta, “A BIST Methodology for Comprehensive Testing of RAMwith Reduced Heat Dissipation,” in Proc. of the International Test Conf., Oct. 1996, pp. 22–32.

[9]F. Corno, P. Prinetto, M. Rebaudengo, and M. S. Reorda, “A Test Pattern Genera-tion Methodology for Low Power Consumption,” in Proc. of the VLSI Test Symp., Apr. 1998, pp. 453–459.

[10]S. Hellebrand, H. Linag and H.-J. Wunderlich, “A mixed-mode BIST scheme based on reseeding of folding counters”, in Proc. Int. Test Conf., 2000, pp. 778-784.

[11]C. Krishna, A. Jas and N.A. Touba, “Test vector encoding using partial LFSR re-seeding”, in Proc. Int. Test Conf., 2001, pp. 885-89s3.

[12]S. Wang, “Low hardware overhead scan based 3-weight weighted random BIST”, in Proc. Int. Test Conf., 2001, pp. 868-877.

[13]W.-D. Tseng, “Scan chain ordering technique for switching activity reduction during scan test,” in Proc. IEE Comput. Digit. Tech., vol. 152, no.5, 2005, pp 609-617.

[14]J. Li, Y. Han, and X. Li, “Deterministic and low power BIST based on scan slic-ing overlapping”, IEEE Int. Symp. Circuits. Syst., May 2005, vol. 6, pp. 5670–5673.

[15]J. Lee, N. A. Touba, “LFSR-reseeding scheme achieving low power dissipation during test”, IEEE Trans. CAD, Feb 2007, vol. 26, no. 2, pp. 396–401.

[16]P. Girard, “Survey of Low-Power Testing of VLSI Circuits,” IEEE Design &; Test of Computers, vol. 19, no. 3, pp. 82–92, May-Jun. 2002.

[17]S. M. Reddy, K. Miyase, S. Kajihara, and I. Pomeranz, “On Test Data Volume Reduction for Multiple Scan Chain Designs,” in Proc. of the VLSI Test Symp., Apr. 2002, pp. 103–108.

[18]K. M. Butler, J. Saxena, T. Fryars, G. Hetherington, A. Jain, and J. Lewis, “Mini-mizing Power Consumption in Scan Testing: Pattern Generation and DFT Tech-niques,” in Proc. of the International Test Conf., Oct. 2004, pp. 355–364.

[19]S. Chakravarty and V. Dabholkar, “Two Techniques for Minimizing Power Dissi-pation in Scan Circuits during Test Application,” in Proc. of Asian Test Symp., Nov. 1994, 324–329.

[20]Chandra and R. Kapur, “Bounded Adjacent Fill for Low Capture Power Scan Testing,” in Proc.of the VLSI Test Symp., Apr. 2008, pp. 131–138.

[21]P. Girard, C. Landrault, S. Pravossoudovitch, and D. Severac, “Reducing Power Consumption during Test Application by Test Vector Ordering,” in Proc. of the International Symp. on Circuits and Systems, May 1998, pp. 296–299.

[22]P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A Test Vector Or-dering Technique for Switching Activity Reduction during Test Operation,” in Proc. of 9th Great Lakes Symp. On VLSI, Mar. 1999, pp. 24–27.

[23]S. Ravi, V. R. Devanathan, and R. Parekhji, “Methodology for Low Power Test Pattern Generation Using Activity Threshold Control Logic,” in Proc. of the In-ternational Conf. on Computer-Aided Design, Nov. 2007, pp. 526–529.

[24]Yang, M.-H.; Kim, Y.; Park, Y.; Lee, D.; Kang, S.; , "Deterministic built-in self-test using split linear feedback shift register reseeding for low-power testing," Computers &; Digital Techniques, IET , vol.1, no.4, pp.369-376, July 2007

[25]Krishna, C.V.; Jas, A.; Touba, N.A.; , "Test vector encoding using partial LFSR reseeding," Test Conference, 2001. Proceedings. International , vol., no., pp.885-893, 2001

[26]Jinkyu Lee; Touba, N.A.; , "Low power test data compression based on LFSR re-seeding," Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on , vol., no., pp. 180- 185, 11-13 Oct. 2004

[27]Ji Li; Yinhe Han; Xiaowei Li; , "Deterministic and low power BIST based on scan slice overlapping," Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on , vol., no., pp. 5670- 5673 Vol. 6, 23-26 May 2005

[28]Rosinger, P.; Al-Hashimi, B.M.; Nicolici, N.; , "Dual multiple-polynomial LFSR for low-power mixed-mode BIST," Computers and Digital Techniques, IEE Pro-ceedings - , vol.150, no.4, pp. 209- 217, 18 July 2003

[29]Lung-Jen Lee, Wang-Dauh Tseng, Rung-Bin Lin, Chi-Wei Yu, "Deterministic Built-In Self-Test Using Multiple Linear Feedback Shift Registers for Low-Power Scan Testing," ats, pp.111-116, 2009 Asian Test Symposium, 2009