參考文獻
[1] 楊忠諺,葉源益”乾式蝕刻於矽微加工及微機電方面之應用”毫微米通訊, PP11-17.[2] James M. Bustillo et al., Surface Micromachining for Microelec- tromechanical Systems , Proceedings of the IEEE, vol. 86, pp.1552-1574, August. 1998.
[3] Rongrui He et al.,“Giant Piezoresistance Effect in Silicon Nanowires”,Nature Nanotechnology ,vol.1, pp.42-46, October.2006.
[4] 孫郁興,“奈米科技史及其展望”, 中華科技史學會會刊第八期,pp. 43-60, 1 月. 2005.
[5] T. Ghani et al.,“A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon,IEDM pp. 978-980, 2003.
[6] 張景學,半導體製程技術文京圖書公司
[7] 李世鴻,積體電路製程技術五南圖書公司
[8] Yasutada Tanimoto et al., “Characteristics of Polycrystalline Si NanoWire Piezoresistors”,IEE Japan, vol.121, pp. 209-214,2001
[9] Alan Colli et al.,“Nanowire Lithography on Silicon”, Nano Letters , vol. 8, pp.1358-1362, 2008.
[10] Ting-Kuo Kang,“ A Simple Four-Point-Bending Setup for Measurement of Mechanical Stress on Silicon Field-Effect Transistors”,Measurement, pp. 871-874, 2011.
[11] C. Gallon et al., “Electrical Analysis of External Mechanical Stress Effects in Shortchannel MOSFETs on (0 0 1) Silicon”, Solid-State Electron, pp. 561-566, 2004.
[12] Ting-Kuo Kang.,”The piezoresistive effect in n-type junctionless silicon nanowire transistors.IOP Publishing Nanotechnology 23(2012) (6pp).
[13] Yi-Wei Lin et al., “Is There Always Performance Overhead for Regular Fabric?”, IEEE, pp.557-562 , 2008.
[14] J. P. Duarte et al.,“Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors ” , IEEE
Electron Device Letters, vol.32, no.6, pp.704-706, Jun.2011.
[15] D. Jimenez, et al., “Continuous Analytic I–V Model for Surroun
ding-Gate MOSFETs”,IEEE Electron Device Letters, vol.25, no.8,
pp.571-573, August. 2004.
[16] B. Soree et al., “Silicon Nanowire Pinch-Off FET: Basic Operation
and Analytical Model”, Proc. Ultimate Integr. Silicon , pp.
245-248, 2009.
[17] Jean-Pierre Colinge, “Nanowire Transistors Without Junctions”
Nature Nanotrchnology, vol.5, pp.225-229, 2009.
[18] Jiun-Wei Tzeng,Study on Electromechanical Properties of Silicon
Nanowires and Nanowire FETs
[19] S. E. Thompson et al., “A 90-nm Logic Technology Featuring
Strained-silicon,”IEEE Trans. Electron Devices, vol. 51, p. 1790,
2004
[20] Tomas Helbling,Cosmin Roman,and Christor ferhierold,”Signal-to-noise Ratio in Carbon Nanotube ElectromechanicalPiezoresistive Sensors”NANOLETTER.10,3350-3354.2010
[21] Shahed Reza, Gijs Bosman, M. Saif Islam, Theodore I. Kamins, Shashank Sharma, and R. Stanley Williams, ” Noise in Silicon Nanowires” IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 5, NO. 5, SEPTEMBER 2006
[22] R. Saito, G. Dresselhaus, and M. S. Dresselhaus, Physical Properties
of Carbon Nanotubes. London, U.K.: Imperial College Press, 1998.
[23] S. Sharma, et al.,Structural characteristics and connection mechanism of goldcatalyzed bridging silicon nanowires,” J. Cryst. Growth, vol. 280, pp.562–568, 2005.
[24] F. N. Hooge, “1=f noise sources,” IEEE Trans. Electron Devices, vol.41, no. 11, pp. 1926–1935, Nov. 1994.
[25] A. Van der Ziel, Noise in Solid State Devices and Circuits. New York: Wiley, 1986.
[27] Pushpapraj Singh, et al,”Tunable piezoresistance and Noise in gate-all-around nanowire field-effect-transistor,APPLIED PHYSICS LETTERS 100.063106(212).
[28] Pushpapraj Singh, et al.Piezoresistive Sensing Performance of tionless Nanowire FET, IEEE ELECTRON DEVICE LETTERS, VOL. 33, NO. 12, DECEMBER 2012
[29] Sang-Hoon Bae.,et.Al. “Graphene based transparent strain sensor” ElSEVIER.97[2003]371-376