本研究成功提出一種簡單、快速、方便的方法，求觸控面板圖案佈局的三維電容解析解。首先從觸控面板探討文獻，發現大多以電路為主；但另一方面確有探討IC內部寄生電容解析解的文獻；所以本論文將計算IC的解析解方法，運用於觸控面板圖案佈局上。接著評估適用於觸控圖案的解析解；與數值解擬合，確定可行性；並用簡單易做的單、雙層結構樣品當作模擬例子，求解析解、數值解與實驗做比較，確定模型的建立。本文重點對常用的各種圖案做解析解之運算，其中包括互容式；菱形格與新思圖案、自容式；三角形圖形，利用電力線切割將複雜電容簡化成二維電容，再利用積分方法求解出三維電容，並與數值解做比較，獲得一致的結果。最後改變參數、電極間距、電極寬度或比例、電極厚度、玻璃厚度與玻璃介電常數，以田口法做最佳化設計，並與數值解做比較，誤差皆小於7%，也針對所得結果分析與討論。

摘要 i
Abstract ii
致 謝 iii
縮寫及符號對照表 iv
目錄 v
圖目錄 ix
表目錄 xv
第一章 緒論 1
1.1 研究目的 1
1.2 觸控面板 3
1.3 投射電容式觸控面板 13
1.3.1 結構 13
1.3.2驅動 15
1.3.3 圖案佈局 21
1.4 電容解析解文獻探討 22
1.4.1 一維電容解析解 22
1.4.2 二維電容解析解 24
1.4.3 三維電容解析解[22] 38
1.5 田口法 47
1.6 論文研究重點及目的 48
第二章 基礎理論 49
2.1 場解電容模型 50
2.1.1耦合電容結構與解析解 50
2.1.2 解析解與數值解之比較 51
2.1.3非對稱耦合電容結構與解析解 52
2.1.4解析解與數值解之比較 53
2.1.5 觸摸前模型 54
2.1.6觸摸後模型 55
2.2單層結構 58
2.2.1 樣品與加壓說明 58
2.2.2 解析解、實驗與數值解之差異 59
2.3雙層結構 62
2.3.1 樣品與加壓說明 62
2.3.2 解析解、實驗與數值解之差異 63
第三章 圖案佈局案例研究 66
3.1 結構模型 66
3.2 菱形格圖案 67
3.2.1 菱形格電容計算 68
3.2.2 改變參數 70
3.2.3 最佳化設計 72
3.3 新思圖案 74
3.3.1新思圖案電容之計算 76
3.3.2最佳化設計 76
3.4 三角形圖案 78
3.4.1三角形圖案電容值計算 79
3.4.2最佳化設計 80
3.5 討論 82
3.5.1參數權重 82
3.5.2三種圖形比較 85
3.5.3自容式與互容式比較 88
3.5.4本論文限制 89
第四章 結論及未來展望 91
第五章 參考文獻 93
附錄A:基礎公式推導 96
附錄B:不同驅動 100
附錄C:多組三角形 102
附錄D:不同參數變化計算 104
附錄E:手指寬度改變 107

[1] 觸控原理, 2009, http://www.gtouch.com.tw/.
[2] R. N. Aguilar and G. C. M. Meijer, “Fast Interface Electronics for a Resistive Touch Screen,” Proceedings of IEEE Sensors, Orlando, 12-14 June 2002, pp. 1360-1363.
[3] Ola Wassvik, Tomas Christiansson, Thomas Craven-Bartle, and Mats-Petter Wallander, “Invited Paper: PSD (Planar Scatter Detection) a New Method for Optical Touch Screens,&;quot; , SID 11 DIGEST 50.2, 2011.
[4] Surface Acoustic Wave, 2004, http://www.a-touch.com.tw.
[5] WALTOP natural-input technology is the best solution for eReaders, 2010, http://www.computex.biz/.
[6] 電容式觸控技術原理簡介, 2010, http://www.robotworld. org.tw/.
[7] Ik-Seok Yang, Student Member, IEEE, and Oh-Kyong Kwon, Member, “A Touch Controller Using Differential Sensing Method for On-Cell Capacitive Touch Screen Panel Systems&;quot;, Transactions on Consumer Electronics, Vol. 57, No. 3, August 2011.
[8] LCD In-Cell Touch, 2010, http://www.informationdisplay.org.
[9] Multitouch technologies, 2011, http://www.multi-touch-solution. com/.
[10] Hikaru Tamura, Toshiki Hamada, Takashi Nakagawa, Takeshi Aoki, Masataka Ikeda, Munehiro Kozuma, Yoshiyuki Kurokawa, Takayuki Ikeda, Koji Moriya, Yoshiharu Hirakata, Nozomi Kamata, sutomu Murakawa, Jun Koyama, and Shunpei Yamazaki, &;quot;High Reliable In-Ga-Zn-Oxide FET Based Electronic Global Shutter Sensors for In-Cell Optical Touch Screens and Image Sensors&;quot;, Semiconductor Energy Laboratory Co., Ltd., 398 Hase, Atsugi-shi, Kanagawa, 243-0036, Japan,2011.
[11] Display Search, www.displaysearch.com, CIPO Copyright 2009.
[12] Lin-Lin, Emerging Touch Techniques in Smart Handheld Device, VLSI-DAT 978-1-4577-2080-2, 2012.
[13] Tong-Hun Hwang, Wen-Hai Cui, Ik-Seok Yang, and Oh-Kyong Kwon, &;quot;A Highly Area-Efficient Controller for Capacitive Touch Screen Panel Systems.&;quot;, IEEE Trans. on Consumer Electronics, vol. 56, no. 2, pp. 1115-1122, 2010.
[14] Wang T-M, Ker M-D, Design and Implementation of Capacitive Sensor Readout Circuit on Glass Substrate for Touch Panel Applications, In: International Symposium on VLSI Design Automation and Test (VLSI-DAT) 2011, pp 1–4.
[15] I. S. Yang and O. K. Kwon, &;quot;A Touch Controller Using Differential Sensing Method for On-Cell Capacitive Touch Screen Panel Systems,&;quot; IEEE Transactions on Consumer Electronics, vol. 57, no. 3, pp. 1027-1032, 2011.
[16] Christoph Horst Krah, Minh-Dieu Thi Vu and Thomas James Wilson, US Patent No. 11,650,040, 2008.
[17] Super Pioneer Co., LTD 專利技術授權合作詳細資訊, http:// www.suo.com.tw, 2010 科邑光電股份有限公司.
[18] Dr. Rakesh Kapoor, General Physics (calculus based) Class Notes, University of Alabama at Birmingham, Birmingham, AL 35294.
[19] Yu Cao, Field-Based Capacitance Modeling for Sub-65-nm On-Chip Interconnect, IEEE Transactions on Electron Devices, vol. 56, No. 9, Septrmber 2009.
[20] Alan Jeffrey, Advanced Engineering Mathematics, 2001, pp.877-925.
[21] Kaushik Roy, An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, No. 12, December 2006.
[22] J. C. Guo and C. T. Yeh &;quot;A New Three-Dimensional Capacitor for Accurate Simulation of Parasitic Capacitances in Nanoscale MOSFETs&;quot;, IEEE Trans. Electron Devices, vol. 56, no. 8, pp.1598 -1607 2009.
[23] Jibn Zou, Qiumin Xu, Jieying Luo, Runsheng Wang, Ru Hung and Yangyuan Wang, “Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFERs”, IEEE Trans. Electron Devices, vol. 58, no. 10, pp.3379 3387 2011.
[24] Harald Philipp, US Patent, NO 6,288,707, 2011