|
[1] http://en.wikipedia.org/wiki/Moore%27s_law [2] Bruce W. Smith et al. ,Water immersion optical lithography at 193 nm, J. Microlith., Microfab., Microsyst., Vol. 3 No. 1, January 2004 p44-51 [3] http://en.wikipedia.org/wiki/Next-generation_lithography [4] P. Garrou et al. ,Introduction to 3D Integration, Wiley-VCH Verlag GmbH& Co. KGaA,2008. [5] Shukri J. Souri et al. , Multiple Si Layer ICs: Motivation, Performance Analysis, and Design Implications, Department of ECE, University of Illinois, Urbana-Champaign, IL 61801 [6] Xi Liu, Qiao Chen et al. ,Failure Mechanisms and Optimum Design for Electroplated Copper Through-Silicon Vias (TSV), Electronic Components and Technology Conference(2009) 624-629 [7] J.U. Knickerbocker et al. , 3D Silicon Integration, Electronic Components and Technology Conference(2008) 538-543 [8] Geis, M.W. et al. ,Crystalline silicon on insulators by graphoepitaxy, IEDM Tech. Di°(1979) 210-212 [9] KAUSTAV BANERJEE et al. ,3-D ICs: A novel chip design for improving Deep-Submicrometer interconnect performance and Systems-on-Chip Integration, PROCEEDINGS OF THE IEEE, VOL. 89, NO. 5, MAY 2001 602-633 [10] Philip M. Saile et al. ,Creating 3D circuits using transferred films, IEEE Circuits Devices Magazin3, 13(6), (1997) 27-30 [11] T. Robert Harris et al. ,A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits, IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 4, APRIL 2012 660-667 [12] Andry, P. et al. , A CMOS-compatible process for fabricating electrical through-vias in silicon, Electronic Components and Technology Conf., San Diego, CA, 2006. 831-837 [13] Rajappa Tadepalli et al. , Characterization and Requirements for Cu-Cu Bonds for Three-dimensional Integrated Cirts, Massachusetts Institute of Technology 2007 [14] Y. Q. Fu et al. ,Deep reactive ion etching as a tool for nanostructure fabrication, J. Vac. Sci. Technol. B 27(3), May/Jun 2009 1520-1526 [15] 國立成功大學 微奈米科技研究中心。感應偶合式電漿蝕刻機 http://140.116.176.21/www/technique/SOP/ICP%20SOP.pdf [16] Bhardwaj, J. et al. ,Dry silicon etching for MEMS, Tech. Dig. Symposium on Microstructures and Microfabricated Systems,Annual Meeting of the Electrochemical Society, Montreal, Quebec, Canada. May 4-9, 1997. [17] Erno H. Klaassen et al. ,Silicon fusion bonding and deep reactive ion etching: a new technology for microstructures, Sensors and Actuators A 52 (1996) 132-139 [18] V.A.Yunkina et al. ,Highly anisotropic selective reactive ion etching of deep trenches in silicon, Microelectronic Eng.23 (1994) 373-376 [19] J.-S. Yang et al. ,TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization, in Proc. ACM Des. Automat. Conf., Jun. 2010, pp. 803–806. [20] Paul S Ho et al. , Electromigration in metals, Rep. Prog. Phys. 52 (1989) 301-348. [21] Moongon Jung et al. ,TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3-D IC, IEEE transactions on computer-aided design of integrated circuits and systems, VOL. 31, NO. 8, AUGUST 2012 1194-1207 [22] F. Le Texier et al. ,Effect of TSV density on local stress concentration: Micro-Raman spectroscopy measurement and Finite Element Analysis, Microelectronic Engineering 106 (2013) 139–143 [23] M. Bauer et al. ,Visualizing stress in silicon micro cantilevers using scanning confocal Raman spectroscopy, Microelectronic Engineering 85 (2008) 1443–1446 [24] Introductory Raman Spectroscopy(Second edition), Elsevier, 2003ISBN: 978-0-12-254105-6 [25] 成柏翰,細胞膜選擇性吸附生物分子探討:Hypericin於脂質膜上之 螢光光譜研究,國立中興大學碩士論文,民國94年。 [26] 余隆佑,具電漿子結構之表面強化拉曼散射生物感測器,國立成功 大學碩士論文,民國96年 [27] 臧志仁,雷射干涉儀於共焦顯微系統之軸向定位控制,國立中央大 學碩士論文,民國95年。 [28] http://www.wafermasters.com/Products/2_4.html [29] http://www.csmonitor.com/Science/2010/0525/How-a-moth-s-eye-inspires--free-TV-screens [30] P. Pignalosa et al. ,AIP ADVANCES 1, 032124 (2011)
|