臺灣博碩士論文加值系統

本論文主旨在於Leon平台上建構H.264 硬體解碼器，透過AMBA bus Protocol，將H.264檔案從SDRAM搬運到硬體解碼器進行解碼，解碼完成的影片再透過Burst Mode將解碼完成的影像回傳。本論文主要在講述如何實作各個H.264重要元件的方法，以及各個元件之間的同步，每個元件因所需要消耗bitstream bits數不同，正確的將bitstream放到合適的元件中作解碼，並對於各個部分所需要用到的block ram作一些說明及使用，利用Leon平台驗證設計電路的正確性。本論文完整的實作baseline各個元件CAVLC、Inter prediction、Intra prediction、IQIT和一些發出同步訊號的狀態機。

In this thesis, we present the design of an H.264 Hardware Decoder IP for a Leon embedded processor platform. The functional behavior of the IP is as follows. The bus master IP will read the input H.264 bitstream from SDRAM using AMBA AHB protocol, decode the bitstream in real-time, and write the decoded frames back to SDRAM using burst transfer mode. The whole process is performed without intervention from the Leon processor core. This paper presents the design and implementation of every key components of an H.264 baseline decoder. Because different decoder components consume different amount of bits along their operations, it is not trivial to perform synchronization among hardware components. Therefore, the controllers used to synchronize the operations will be discussed. In addition, the use of on-chip memory in every part of the design would be illustrated in detail. Finally, we verify the correctness of the designed circuits on a Leon soft-core processor platform. In summary, the H.264 components including high-level syntax parser, CAVLC, inter prediction, intra Prediction, IQIT, and the synchronizing state machines have been completely implemented and verified.

一、簡介 1
二、相關背景 3
2.1.Pipeline方法相關研究 3
三、系統架構 5
3.1. LEON/GRLIB 5
3.2. AMBA Bus System 6
3.3. ML-505開發板 10
3.4. H.264/AVC Decode 11
3.4.1. 概述H.264 解碼 11
3.4.2. Slice Extractor 14
3.4.3. Entropy decode 14
3.4.4. Inverse Quantization and Inverse Transform 15
3.4.5. Intra Prediction 18
3.4.6. Inter Prediction 20
四、H.264 Hardware Decoder 實作 25
4.1. Oveview of H.264 Hardware Decoder 25
4.2. Bitstream Parser 28
4.2.1. Bitstream Parser 28
4.2.2. QP Decoder 34
4.2.3. CodedBlockPattern Decoder 35
4.2.4. CAVLC Decoder 36
4.2.5. IntraPredMode Decoder 38
4.2.6. Motion Vector Decoder 40
4.3. Video Reconstructor 44
4.3.1. Pipeline Control of Video Reconstructor 44
4.3.2. IQIT 46
4.3.3. Intra Predictor 48
4.3.4. Inter Predictor 50
4.4. Hardware Pipeline 51
五、實驗結果 53
5.1. Synthesis設定 53
5.2. Synthesis of the Proposed Design 53
5.3. H.264 Hardware Decoder效能 54
六、結論與未來展望 59
參考文獻 60

[1] Kibum Suh, Seongmo Park, and Hanjin Cho,“An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder,”ETRI Journal, Vol. 27,No.5,pp:511-524,Oct. 2005.
[2] Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen, and L.G. Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” IEEE Trans. Circuit and Systems for Video Technology, Vol.15, No.3, pp: 378-401, Mar. 2005.
[3] Genhua Jin, and Hyuk-Jae Lee,“A Parallel and Pipelined Execution of H.264/AVC Intra Prediction,” Proceedings of The Sixth IEEE International Conference on Computer and Information Technology(CIT'06), Sept. 2006.
[4] S. Smaiui, H. Loukil, A. Ben Atitallah, N. Masmoudi , “An Efficent Pipeline Execution of H.264/AVC Intra 4x4 Frame Design,” IEEE International Multi-Conference on Systems, Signals and Devices, July. 2010.
[5] Chanho Lee, SeoHoon Yang , “Design of an H.264 Decoder with Variable Pipeline and Smart Bus Arbiter,” SoC Design Conference(ISOCC), Nov. 2010.
[6] Yuan-Teng Chang, “A Novel Pipeline Architecture for H.264/AVC CABAC Decoder,” Circuits and Systems, APCCAS 2008. IEEE Asia Pacific Conference, Nov. 2008.
[7] Honghua Hum, Derong Chen, “Optimization Techniques for A DSP Based H.264 Decoder,”Signal Processing Systems(ICSPS), 2010 2nd International Conefernce, July. 2010.
[8] F.Pescadir, G. Maturana, M.J. Garrido, E,Juarez, C. Sanz, “An H.264 Video Decoder Based on a DM6437 DSP,” Consumer Electronics, 2009. ICCE ’09. Digest of Technical Papers International Conference, Jan. 2009.
[9] Fernado Pesador, Ce’sar Sanz Matisa J. Garrido, and Eduardo Jua’rez, David Samper, “A DSP Based H.264 Decoder for a Multi-Format IP Set-Top Box,” IEEE Transactions on Consumer Electronics, February, 2008
[10] Taheni DAMAK, Imen WERDA, Amine SAMET, Nouri MASMOUDI, “DSP CAVLC implementation and Optimization for H.264/AVC baseline encoder,” Electronics, Circuits and Systems, 2008, 15th IEEE International Conference, Sept. 2008.
[11] F.Pesador, M. J. Garrido, C. Sanz,E. Juarez, A.M. Groba, and D. Samper, “A REAL-TIME H.264 BP DECODER BASED ON A DM642 DSP,” Signal Processing and Communications, ICSPC 2007. IEEE International Conference, Nov. 2007.
[12] F.Pecador, G Maturana, M.J. Garrido, E. Juarez, and C. Sanz, “An H.264 Video Decoder Based on a Latest Generation DSP,” 2009 IEEE, Manuscript received pp:205-212, January 13, 2009.
[13] Taheni Damak, Imen Werda, Mohamed Ali Ben Ayad, Nouri Masmoudi, “An Efficient Zero Length Prefix Algorithm for H.264 CAVLC Decoder on TMS320C65,” Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 2010 5th International Conference, March, 2010.
[14] P. NirmalKumar, E. MuraliKrishnan, E. Gangadharan, “Enhanced Performance of H.264 using FPGA Coprocessors In video surveillance,” 2010 International Conference on Signal Acquisition and Processing, January, 2010.
[15] GRLIB User’s Manual, Gaisler Research, Version 1.1.0, Setember, 2012.
[16] GRLIB IP Core user’s Manual, Gaisler Research, Version 1.1.0, Setember, 2012.
[17] ML505/ML506/ML507 Evaluation Platform User Guide, Xilinx Inc., July, 2008.
[18] Jer-Min Hsiao, SoC architecture for MPEG Reconfigurable Video Coding Framework, NCTU, 2007.
[19] Jer-Min Hsiao and Chun-Jen Tsai, “Analysis of an SOC Architecture for MPEG Reconfigurable Video Coding Framework”, Circuits and Systems, ISCAS 2007, IEEE International Symposium, May, 2007.
[20] Yi-Tsen Chen, “Design of an Unified Entropy IP for H.264 CAVLC/CABLC Decoding,” NCTU, 2008.
[21] ML505/ML506/ML507 Evaluation Platform User Guide, Xilinx Inc., July, 2008.
[22] ISO/IEC 14496-10 International Standard (ITU-T Rec. H.264), October, 2004.