|
References [1] R. Wang, et. al., “Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization,” IEEE TED, vol.58, no.8, pp.2317-2325, Aug. 2011. [2] T. Kobayashi, et. al., “A current controlled latch sense amplifier and a static power-saving input buffer for low-power architecture,” IEEE JSSC, vol. 28, pp. 523–527, Apr., 1993. [3] K. Seno, et. al., “9 ns 16 Mb CMOS SRAM with offset reduced current sense amplifier,” ISSCC, pp. 248 - 249, 297, Feb. 1993. [4] A. T. Do, et. al., “0.9 V current-mode sense amplifier using concurrent bit- and data-line tracking and sensing techniques,” Electron. Lett., vol. 43, pp. 1421–1422, 2007. [5] R. Sarpeshkar, et. al., “Mismatch sensitivity of a simultaneously latched CMOS sense amplifier,” IEEE JSSC, vol.26, pp.1413-1422, Oct., 1991. [6] B. Wicht, Current Sense Amplifier for Embedded SRAM in High-Performance System-on-a-Chip Designs. New York: Springer-Verlag, 2003. [7] B. Wicht, et. al., “Yield and speed optimization of a latch type voltage sense amplifier”, IEEE JSSC, vol. 39, pp. 1148-1158, July, 2004. [8] A. Asenov, “Simulation of statistical variability in nano MOSFETs,” in IEEE Symp. VLSI Technol., Dig. Tech. Papers, pp. 86–87, Jun. 2007. [9] T. Matsukawa, et. al., “Comprehensive analysis of variability sources of FinFET characteristics,” in VLSI Symp.Tech, pp.118-119, June, 2009. [10] E. Baravelli, et. al., “Impact of Line-Edge Roughness on FinFET Matching Performance,” IEEE TED, vol.54, pp.2466-2474, Sept., 2007. [11] A.R.Brown, et. al., “Intrinsic parameter fluctuations in MOSFETs due to structural non-uniformity of high-κ gate stack materials,” SISPAD, pp. 27- 30, 2005. [12] Ming-Long Fan, et. al., “Comparison of 4T and 6T FinFET SRAM Cells for Subthreshold Operation Considering Variability—A Model-Based Approach,” IEEE TED, vol.58, pp.609-616, March, 2011. [13] S. Mukhopadhyay, et. al., “A novel high-performance and robust sense amplifier using independent gate control in sub-50-nm double-gate MOSFET,” IEEE TVLSI, vol. 14, pp. 183–192, Feb., 2006. [14] A. Choudhary, S. Kundu, “A Process Variation Tolerant Self-Compensating Sense Amplifier Design,” IEEE ISVLSI, pp. 263–267, May, 2009. [15] S. Mukhopadhyay, et. al, “Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield Enhancement in Nano-scale SRAM,” in Proceedings of Test Symposium, pp. 176–181, Dec. 2006. [16] “Sentaurus TCAD, C2009-06 Manual,” Sentaurus Device, 2009. [17] Anh-Tuan Do, et. al., “Criterion to Evaluate Input-Offset Voltage of a Latch-Type Sense Amplifier," IEEE Transactions on , vol.57, pp.83-92, Jan., 2010. [18] Hyunwoo Nho, et. al., “Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation," IEEE Trans. on Circuits Syst. II: Exp. Briefs , vol.55, pp.907-911, Sept., 2008. [19] http://www.intel.com [20] D. Hisamoto, et. al., “FinFET—A self-aligned double-gate MOSFET scalable to 20 nm,” IEEE TED, vol. 47, pp. 2320–2325, Dec., 2000. [21] Y. Liu, et. al., “A highly Vth-controllable 4T FinFET with an 8.5-nmthick Si-fin channel,” IEEE EDL, vol. 25, pp. 510–512, Jul., 2004. [22] S. M. Goodnick, et. al., “Surface Roughness at the Si(100)-SiO2 interface, “ Physical Review B, vol. 32, pp. 8171-8186, 1985. [23] A. Asenov, et. al., “Intrinsic Parameter Fluctuations in Decananometer MOSFETs Introduced by Gate Line Edge Roughness,” IEEE Transactions on Electron Devices, vol. 50, no. 5, pp. 1254-1260, May 2003. [24] K. Ohmori, et. al., “Impact of Additional Factors in Threshold Voltage Variability of Metal/High-k Gate Stacks and Its Reduction by Controlling Crystalline Structure and Grain Size in the Metal Gates” IEDM, pp. 1-4, Dec. 2008. [25] X. Zhang, et. al., “Physical model of the impact of metal grain work function variability on emerging dual metal gate MOSFETs and its implication for SRAM reliability” IEDM, pp. 1-4, Dec. 2009. [26] S. H. Chao, et. al., “Investigation and Comparison of Work Function Variation for FinFET and Ultra-Thin-Body SOI Devices Using a Voronoi Approach” SSDM, 2012. [27] T.S. Doorn, et. al., “Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield," ESSCIRC, pp.230-233, Sept., 2008. [28] Adel S. Sedra, Kenneth C. Smith, “Microelectronic Circuits” 5rd ed. Oxford University Press, 2003. [29] Y. Tian, et. al., “New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise,” IEDM, pp.895-898, 2007. [30] S. D. Suk, et. al., “High performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : fabrication on bulk si wafer, characteristics, and reliability,” IEDM, pp.717-720, 2005. [31] N. Singh, et. al., “Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance,” IEDM, pp.1-4, 2006. [32] R. Wang, et. al., “New observations of suppressed randomization in LER/LWR of Si nanowire transistors: Experiments and mechanism analysis,” IEDM, pp.34.6.1-34.6.4, 2010. [33] S. Bangsaruntip, et. al., “Gate-all-around silicon nanowire 25-stage CMOS ring oscillators with diameter down to 3 nm,” Symposium on VLSI Technology, pp.21-22, 2010. [34] A. Asenov, et. al., “Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs," IEEE Transactions on Electron Devices, vol.50, no.9, pp. 1837- 1852, Sept. 2003. [35] E. Baravelli, et. al., “ ESSDERC, pp.415-418, 2009. [36] R. Sarpeshkar, et. al., “Mismatch sensitivity of a simultaneously latched CMOS sense amplifier,” IEEE JSSC, vol. 26, pp. 1413 - 1422, Oct. 1991. [37] S. Rodrigues and M. S. Bhat, “Impact of process variation induced transistor mismatch on sense amplifier performance,” in Proc. Int. Conf. on Adv. Computing Commun., pp. 497–502, 2006.
|