跳到主要內容

臺灣博碩士論文加值系統

(18.97.9.169) 您好!臺灣時間:2025/02/18 20:55
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:黃欽遠
研究生(外文):Huang, Chin-Yuan
論文名稱:對基於寫入資料決定之操作輔助技術的靜態隨機存取記憶體進行開路缺陷之測試與分析比較
論文名稱(外文):Comparison and analysis of testing method of open defect for Data-Aware Dynamic-Supply 8T SRAM
指導教授:趙家佐
指導教授(外文):Chao, Chia-Tso
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電子研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2012
畢業學年度:101
語文別:英文
論文頁數:36
中文關鍵詞:記憶體操作輔助技術測試靜態隨機存取記憶體
外文關鍵詞:memorydata-aware write-assisttestingSRAM
相關次數:
  • 被引用被引用:0
  • 點閱點閱:260
  • 評分評分:
  • 下載下載:39
  • 收藏至我的研究室書目清單書目收藏:0
隨著科技的進步,記憶體所佔的面積越來越大,其耗能也變得值得重視。由於低耗能的需求,許多研究已經致力於開發可以在低電壓下操作,且維持良好表現的新靜態隨機存取記憶體。新型記憶體有著新的結構與設計技巧,因此可能會有有別於傳統靜態隨機存取記憶體的錯誤行為,而需要特殊的測試方式來測試這些錯誤模型。在本篇論文中,我們主要著重在測試新型設計中的低電壓對基於寫入資料決定之操作輔助技術的靜態隨機存取記憶體的開路缺陷。這個新型的記憶體協調操作兩條寫入字線與寫入資料決定之動態電壓電路以達成寫入動作,而以一條獨立的讀取道路完成讀取。以此特殊的結構為基準,我們提出了一個稱為自我迴路攻擊的測試方式。這個測試方式能夠測量到對於此種靜態隨機存取記憶體與寫入資料決定之動態電壓電路,過去的測試方法沒辦法偵測到的錯誤。此外,這個方法能更進一步的以較少的時間完成測試。
As technology improves, the occupation area of memory becomes larger, and power consumption of memory is considerable. Due to the lower-power demand, a lot research effort has been devoted to develop new SRAM cell designs that can be operated at low VMIN but with high performance. The new SRAM cell design has its own cell structure and design techniques, which may result in different faulty behaviors than the conventional 6T SRAM and require specialized test methods to detect uncovered fault models. In this thesis, we focus on testing the open defects of a new low-VMIN data-aware dynamic-supply 8T SRAM design. The new SRAM utilizes two write word-lines cooperating a data aware dynamic-supply circuitry for write and an independent path for read. Based on the specific structure, we propose a novel test method called self-loop attacking (SLA). The proposed method detects all the undetected defects of traditional tests no matter in the SRAM cell or in the data-aware dynamic-supply circuitry. Moreover, it can further complete the detection with much less test time.
Abstract (Chinese) i
Abstract ii
Acknowledgements iii
List of Tables v
List of Figures vi

Chapter 1. Introduction 1
1.1 Background . . . . . . . . . . . . . . . . . . . 1
1.2 Motivation & Goals . . . . . . . . . . . . . . . 3
1.3 Thesis Organization . . . . . . . . . . . . . . . 4

Chapter 2. Preliminary of the low-Vmin data-aware dynamic-supply 8T SRAM 5
2.1 Introduction of architecture and operations . . . 5
2.2 Experimental setup . . . . . . . . . . . . . . . 7

Chapter 3 Test methods 9
3.1 Test Methods & Minimum detectable resistance. . . 9
3.2 Floating bit-line attacking (FBA) . . . . . . . . 9
3.3 Self-loop attacking (SLA) . . . . . . . . . . . . 11

Chapter 4 Experiment results 14
4.1 March C- . . . . . . . . . . . . . . . . . . . . 14
4.2 Floating bitline attacking (FBA) . . . . . . . . 18
4.3 Self-loop attacking (SLA) . . . . . . . . . . . . 22
4.3.1 Test for 8T SRAM cell . . . . . . . . . . . . . 22
4.3.2 Test for DADS circuitry . . . . . . . . . . . . 26
4.4 Test methods comparison . . . . . . . . . . . . . 31

Chapter 5 Conclusions 33
Bibliography 34

[1] B. Zhai, D. Blaauw, D. Sylvester, K. Flautner, ”Theoretical and practical limits of dynamic voltage scaling,” Design Automation Conference, pp. 868-873, 2004.
[2] B.H. Calhoun, A. Chandrakasan, ”Characterizing and modeling minimum energy operation for subthreshold circuits,” International Symposium on Low Power Electronics and Design, pp. 90-95, 2004.
[3] A. Wang, B. H. Calhoun, A. P. Chandrakasan, ”Sub-threshold Design for Ultra Low-Power Systems,” Springer Science+Business Media, LLC, 2006.
[4] M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, K. Yanagisawa, T. Kawahara, ”Low-power embedded SRAM modules with expanded margins for writing,” IEEE International Solid-State Circuit Conference, pp. 480-611, 2005.
[5] K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray, N. Vallepalli, Y. Wang, B. Zheng, M. Bohr, ”SRAM design on 65nm CMOS technology with integrated leakage reduction scheme,” Symposium on VLSI Circuits, pp. 294-295, 2004.
[6] M. Yamaoka, K. Osada, R. Tsuchiya, M. Horiuchi, S. Kimura, T. Kawahara, ”Low power SRAM menu for SOC application using Yin- Yang-feedback memory cell technology,” Symposium on VLSI Circuits, pp. 288-291, 2004.
[7] B.H. Calhoun, A. Chandrakasan, ”A 256kb Sub-threshold SRAM in 65nmCMOS,” International Solid-State Circuits Conference, 2006.
[8] T.H. Kim, J. Liu, J. Keane, C.H. Kim, ”A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing,” Journal of Solid-State Circuits, pp. 518-529, 2008.
[9] N. Verma, A.P. Chandrakasan, ”A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy,” Journal of Solid-State Circuits, pp. 141-149, 2008.
[10] I.J. Chang, J.J. Kim, S.P. Park, K. Roy, ”A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS,” Journal of Solid-State Circuits, pp. 650-658, 2009.
[11] M.T. Chang, W. Hwang, ”A Fully-Differential Subthreshold SRAM cell with Auto-Compensation,” Asia Pacific Conference on Circuits and Systems, 2008.
[12] Q. Li, T.T. Kim, ”A 9T subthreshold SRAM bitcell with dataindependent bitline leakage for improved bitline swing and variation tolerance,” IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 260-263, 2010.
[13] A.R. Ramani, K. Choi, ”A novel 9T SRAM design in sub-threshold region,” IEEE International Conference on Electro/Information Technology (EIT), pp. 1-6, 2011.
[14] M.-H. Chang, Y.-T. Chiu, S.-L. Lai, W. Hwang, ”A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS,” International Symposium on Low Power Electronics and Design (ISLPED), pp. 291- 296, 2011.
[15] T.H. Kim, J. Liu, C.H. Kim, ”An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement,” Custom Integrated Circuits Conference, pp. 241-244, 2007.
[16] J. Singh, J. Mathew, D.K. Pradhan, S.P. Mohanty, ”A Subthreshold Single Ended I/O SRAM Cell Design for Nanometer CMOS Technologies,” International SOC Conference, 2008.
[17] Y. W. Chiu, J. Y. Lin, M. H. Tu, S. J. Jou, and C. T. Chuang, ”8T Single-ended sub-threshold SRAM with cross-point data-aware write operation,” International Symposium on Low Power Electronics and Design, 2011.
[18] C. T. Chuang, H. I. Yang, Y. W. Lin, W. Hwang, W. C. Shih, and C. C. Chen, ”Data-aware dynamic supply random access memory,” US 2012/0044779 A1, U.S. Patent Application Publication, 2012.
[19] M. H. Tu, J. Y. Lin M. C. Tsai, C. Y. Lu, Y. J. Lin, M. H. Wang, H. S. Huang, K. D. Lee, W. Shih, S. J. Jou, and C. T. Chuang, ”A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware WriteWord-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing,” Vol. 47, Issue 6, IEEE Journal of Solid-State Circuits, 2012.
[20] C.-W. Lin, H.-Y. Yang, C.-Y. Huang, H.-H. Chen, M.C.-T. Chao, R.-F. Huang, ”Fault Models and Test Methods for Subthreshold SRAMs,” IEEE Transactions on Computers, 2011.
[21] H. I. Yang, S. C. Yang, M. C. Hsia, Y. W. Lin, Y. W. Lin, C. H. Chen, C. S. Chang, G. C. Lin, Y. N. Chen, C. T. Chuang, W. Hwang, S. J. Jou, N. C. Lien, H. Y. Li, K. D. Lee, W. C. Shih, Y. P. Wu, W. T. Lee, and C. C. Hsu, ”A high-performance low VMIN 55nm 512Kb disturbfree 8T SRAM with adaptive VVSS control,” IEEE International SOC Conference, 2011.
[22] A. Ney, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, M. Bastian, and V. Gouin, ”A New Design-for-Test Technique for SRAM Core-Cell Stability Faults,” Design, Automation & Test in Europe Conference & Exhibition, 2009.
[23] J. Yang, B. Wang, Y. Wu, and A. Ivanov, ”Fast Detection of Data Retention Faults and Other SRAM Cell Open Defects,” P. 167–180, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 1, 2006.

連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊