|
[1] Micron.mt41j128m8 1gb: x8, ddr3 sdram. [2] 16th international conference on high-performance computer architecture (hpca-16 2010), 9-14 january 2010, bangalore, india. In M. T. Jacob, C. R. Das, and P. Bose, editors, HPCA, 2010. [3] R. Z. Ayoub, K. R. Indukuri, and T. S. Rosing. Energy e cient proactive thermal management in memory subsystem. In ISLPED, 2010. [4] C. Bienia. Benchmarking Modern Multiprocessors. PhD thesis, Princeton University, 2011. [5] B. Black, M. Annavaram, N. Brekelbaum, J. DeVale, L. Jiang, G. H. Loh, D. McCaule, P. Morrow, D. W. Nelson, D. Pantuso, P. Reed, J. Rupley, S. Shankar, J. Shen, and C. Webb. Die stacking (3d) microarchitecture. In MICRO. IEEE Computer Society, 2006. [6] A. K. Coskun, J. L. Ayala, D. Atienza, T. S. Rosing, and Y. Leblebici. Dynamic thermal management in 3d multicore architectures. In DATE, 2009. [7] W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. B. Steer, and P. D. Franzon. Demystifying 3d ics: The pros and cons of going vertical. IEEE Design & Test of Computers, 22(6):498{510, 2005. [8] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini. CoScale: Coordinating CPU and Memory System DVFS in Server Systems. In Micro, 2012. [9] Q. Deng, D. Meisner, A. Bhattacharjee, T. F.Wenisch, and R. Bianchini. MultiScale: Memory System DVFS with Multiple Memory Controllers. In ISLPED, 2012. [10] Q. Deng, D. Meisner, L. Ramos, T. F. Wenisch, and R. Bianchini. MemScale: Active Low-Power Modes for Main Memory. In ASPLOS, 2011. [11] J. Donald and M. Martonosi. Techniques for multicore thermal man- agement: Classi cation and new exploration. In ISCA, 2006. [12] F. Hameed, M. A. A. Faruque, and J. Henkel. Dynamic thermal management in 3d multi-core architecture through run-time adaptation. In DATE, 2011. [13] H. Hanson and K. Rajamani. What computer architects need to know about memory throttling. In ISCA Workshops, 2010. [14] J. L. Henning. Spec cpu2006 benchmark descriptions. SIGARCH Computer Architecture News, 2006. [15] hp. CACTI6.5, http://www.hpl.hp.com/research/cacti/. [16] Intel. http://ark.intel.com/. [17] Intel. http://ark.intel.com/zh-tw/products/42809/Intel-Pentium-Processor-E6700-2M-Cache-3 20-GHz-1066-FSB. [18] T. Kgil, S. D''Souza, A. G. Saidi, N. L. Binkert, R. G. Dreslinski, T. N. Mudge, S. K. Reinhardt, and K. Flautner. Picoserver: using 3d stacking technology to enable a compact energy e cient chip multiprocessor. In ASPLOS, 2006. [19] J. Lin, H. Zheng, Z. Zhu, H. David, and Z. Zhang. Thermal modeling and management of dram memory systems. In ISCA, 2007. [20] G. H. Loh. 3d-stacked memory architectures for multi-core processors. In ISCA, 2008. [21] G. H. Loh, Y. Xie, and B. Black. Processor design in 3d die-stacking technologies. volume 27, pages 31{48, 2007. [22] G. L. Loi, B. Agrawal, N. Srivastava, S.-C. Lin, T. Sherwood, and K. Banerjee. A thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy. In DAC, 2006. [23] J. Meng, K. Kawakami, and A. K. Coskun. Optimizing energy e fficiency of 3-d multicore systems with stacked dram under power and thermal constraints. In DAC, 2012. [24] A. Patel, F. Afram, S. Chen, and K. Ghose. Marss: a full system simulator for multicore x86 cpus. In DAC, 2011. [25] K. Puttaswamy and G. H. Loh. Thermal analysis of a 3d die-stacked high-performance microprocessor. In ACM Great Lakes Symposium on VLSI, 2006. [26] P. Rosenfeld, E. Cooper-Balis, and B. Jacob. Dramsim2: A cycle accurate memory system simulator. Computer Architecture Letters, 2011. [27] K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan. Temperature-aware microarchitecture. In ISCA, 2003. [28] D. H. Woo, N. H. Seong, D. L. Lewis, and H.-H. S. Lee. An optimized 3d-stacked memory architecture by exploiting excessive, high-density tsv bandwidth. In HPCA, 2010. [29] G. S. Y. X. H. H. L. Y. C. Xiangyu Dong, Xiaoxia Wu. Circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement. In DAC, pages 554{559, 2008. [30] Y. Xie, G. H. Loh, B. Black, and K. Bernstein. Design space exploration for 3d architectures. JETC, pages 65{103, 2006. [31] C. Zhu, Z. P. Gu, L. Shang, R. P. Dick, and R. Joseph. Three-dimensional chip-multiprocessor run-time thermal management. IEEE Trans. on CAD of Integrated Circuits and Systems, 2008.3
|