跳到主要內容

臺灣博碩士論文加值系統

(44.222.104.206) 您好!臺灣時間:2024/05/23 18:08
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:薛雅然
研究生(外文):Ya-Ran Xue
論文名稱:參考電壓電路與10位元連續漸進式
論文名稱(外文):Voltage Reference Circuit and 10-bits Successive Approximation Register A/D Converter
指導教授:陳宏偉陳宏偉引用關係
指導教授(外文):Hung-Wei Chen
口試委員:顏文正盧志文
口試日期:2013-06-27
學位類別:碩士
校院名稱:國立聯合大學
系所名稱:電子工程學系碩士班
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2013
畢業學年度:101
語文別:中文
論文頁數:60
中文關鍵詞:參考電壓電路溫度補償低供給電壓低供給電壓低功率類比數位轉換器連續漸進式轉換器
外文關鍵詞:reference voltagetemperature-compensationlow supply voltagelow power, A/D Converter, Successive Approximation Register A/D Converter
相關次數:
  • 被引用被引用:0
  • 點閱點閱:449
  • 評分評分:
  • 下載下載:111
  • 收藏至我的研究室書目清單書目收藏:0
在本篇論文中,我們將提出兩種架構的電壓參考電路。這兩種的電壓參考電路分別為:"一種新的低功耗使用DTMOST 的電壓參考電路"以及"DTMOST 參考電壓電路的設計與分析"。 這兩個電路都是使用一個差動電流放大器和DTMOST 去實現. 唯一不同的是,在差動電流放大器裡的本體端點連接方式不一樣.兩個電路皆使用標準的台積電0.18 微米互補式金氧半製程實現。
我們也嘗試設計了單端輸入連續漸進式類比數位轉換器電路。該電路為同步電路,設計的採樣時間以1M Hz 為設計準則。電路一樣使用標準的台積電0.18微米互補式金氧半製程實現。
In this thesis, we will present two types of voltage reference circuit. These two types of reference voltage circuit are. A New Low Power CMOS Voltage Reference Circuit with DTMOST diodes” and “Design and Analysis the DTMOST voltage reference circuit”. They are realized by a differential amplifier and the DTMOSTs. The most different of two circuits is the body terminal connect different nodes. They are implemented in a standard TSMC 0.18μm CMOS process. And we tried to design the circuit, "10-bits Successive Approximation Register A/D Converter". The circuit for the synchronization circuit, and we design the sampling time is 1MHz. The circuit is also implemented in a standard 0.18um TSMC CMOS process.
Table of content
Acknowledgments................................................................................................... I
中文摘要................................................................................................... II
Abstract ................................................................................................... III
Table of content ................................................................................................... IV
Chapter 1 Introduction ...................................................................................................1
Motivation for the Research ................................................................................... 1
Chapter 1.2 Structure Of The Thesis ........................................................................... 2
Chapter 2 Voltage Reference Circuit ........................................................................... 3
Chapter2.1 Introduction ....................................................................................... 3
Chapter 2.2 The Theorems Of Voltage Reference Circuit ......................................................... 4
Chapter 2.2.1 Complementary To Absolute Temperature ........................................................... 4
Chapter 2.2.2 Proportional To Absolute Temperature ............................................................ 6
Chapter 2.3 Conventional CMOS Voltage Reference Circuit ....................................................... 7
Chapter 2.3.1 Circuit Simulation and Silicon Verification ..................................................... 9
Chapter 2.3.2 Silicon Verification ............................................................................ 11
Chapter 2.4 A New Low Power CMOS Voltage Reference Circuit with DTMOST diodes.................................. 13
Chapter 2.4.1 Design Concept .................................................................................. 13
Chapter 2.4.2 Circuit Implementation .......................................................................... 16
Chapter 2.4.3 Circuit Simulation and Silicon Verification ..................................................... 19
Chapter 2.4.4 Silicon Verification ............................................................................ 21
Chapter 2.4.5 Conclusion ...................................................................................... 24
Chapter 2.5 Design and Analysis the DTMOST voltage reference circuit. ......................................... 24
Chapter 2.5.1 Design Concept .................................................................................. 24
Chapter 2.5.2 Circuit Implementation .......................................................................... 25
Chapter 2.5.3 Circuit Simulation and Silicon Verification ..................................................... 26
Chapter 2.5.4 Silicon Verification ............................................................................ 28
Chapter 2.6 Conclusion ........................................................................................ 31
Chapter 3 10-bits Successive Approximation Register Analog-to-Digital Converter ............................... 33
Chapter 3.1 Introduction ...................................................................................... 33
Chapter 3.2 The parameter of SAR A/D Converter circuit ........................................................ 34
Chapter 3.3 Illustrate of One-input Successive Approximation Register Analog-to-Digital Converter ............. 36
Chapter 3.4 Implemented method and Layout Considerations ...................................................... 39
Chapter 3.4.1 Comparator ...................................................................................... 39
Chapter 3.4.2 Sample switch circuit ........................................................................... 40
Chapter 3.4.3 Successive approximation registers implementation ............................................... 42
Chapter 3.5 Conclusion ........................................................................................ 46
Chapter 4 Conclusion and Future work .......................................................................... 47
Chapter 4.1 Conclusion ........................................................................................ 47
Chapter 4.2 Future work ....................................................................................... 48
REFERENCE ..................................................................................................... 49
Chapter 2 ..................................................................................................... 49
Chapter3 ...................................................................................................... 50
[1] Ming-Dou Ker, Jung-Sheng Chen,"New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1V Operation," IEEE Trans. Circuits Syst II, Analog Digit. Signal Process., vol. 53, no. 8, pp. 667–671, Jun. 2006.
[2] Hung-Wei Chen, Jing-Yu Luo, Wen-Cheng Yen, "A Temperature-Compensation CMOS Sub-bandgap Reference with 1V Power Supply Operation," in Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, vol. 2008, pp.
2234-2237.
[3] Yueming Jiang and Edward K.F Lee, "Design of Low-Voltage Bandgap Reference Using Trans-impedance Amplifier", IEEE Trans. Circuits Syst II, Analog Digit. Signal Process., vol. 47, no. 6, pp. 552–555, Jun. 2000.
[4] H. Banba, H, Shiga, A Umezawa, T Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap voltage reference circuit with sub-1-V operation," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 670–674, May 1999.
[5] H. Neuteboom, B. M. J. Kup, and M. Janssens, "A DSP-based hearing instrument IC," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1790-186, Nov. 1997.
[6] C. Popa, "DTMOST Low-Voltage Reference Circuit With Logarithmic Curvature-Correction," in Semiconductor Conference, 2003. CAS 2003. International Symposium on, vol. 2003, pp. 353-356.
[7] Hung-Wei Chen, Ya-Ran Xue, "Design And Implementation Of Curve Compensated Bandgap Voltage Reference 1.15V Using 180nm Technology" ICECC, IEEE, vol 2012, pp 1854-1857.
[8] Jing-Hu Li, Xing-bao Zhang, and Ming-yan Yu," A 1.2-V Piecewise Curvature-Corrected Bandgap Reference in 0.5 m CMOS Process", IEEE, vol 2011, pp. 1118-1122.
[9] Tao Li, Bhaskar Mitra, and Kabir Udeshi, "A Low Voltage Bandgap Reference Circuit with Current Feedback," EECS 413 Project.
[10] E. H. Miller, "A note on reflector arrays (Periodical style—Accepted for publication)," IEEE Trans. Antennas Propagat., to be published. 50
[11] Qin Shi Fu, "SiGe / Si heterojunction dynamic threshold voltage transistors and SiGe source / drain structure developed p.3-p.5 ," NCU, 2005.
[12] H. D. Roh, "All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique", Electrical Engineering (2010), pp353-357.
[13] Ahmed N. Mohieldin, Haidi Elbahr, Emad Hegazi, and Marwa Mostafa, "A Low- Voltage CMOS Bandgap Reference Circuit With Improved Power Supply ReJoection", 22nd International Conference on Microelectronics.
[14] Yeong-Tsair Lin, Wen-Yaw Chung, Dong-Shiu Wu, Ho-Cheng Lin, and Robert Lin, "A Low Voltage CMOS Badgap reference," IEEE 2005.
[15] Andrea Boni, "Op-Amps and Startup Circuits for CMOS Bandgap References with Near 1-V Supply," IEEE J. Solid-State Circuits, vol.37, No. 10, October 2002.
[16] Cheng Jun, and Chen Guican, "A CMOS Bandgap Reference Circuit," IEEE,2001.
[17] H. Bandba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS Bandgap Reference Circuit with Sub-1-V Operation," IEEE J. Solid-State Circuits, vol.36, pp. 670-674, Ma Len Staller, "Understand the specs of ADC "
[22] L. Jongwoo, et al., "A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC," Solid-State Circuits, IEEE Journal of, vol. 44, pp. 2755-2765,2009.
[23] C. C. Lee and M. P. Flynn, "A SAR-Assisted Two-Stage Pipeline ADC," Solid-State Circuits, IEEE Journal of, vol. 46, pp. 859-869, 2011.
[24] C. Sun-Il and Y. Euisik, "A low-power area-efficient 8 bit SAR ADC using dual 38 capacitor arrays for neural microsystems," in Engineering in Medicine and Biology Society, 2009. EMBC 2009. Annual International Conference of the IEEE,2009, pp. 1647-1650.
[25] L. Yu, et al., "An 11b Pipeline ADC With Parallel-Sampling Technique for Converting Multi-Carrier Signals," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 59, pp. 906-914, 2012.
[26] L. Chun-Cheng, et al., "A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure," Solid-State Circuits, IEEE Journal of, vol. 45, pp. 731-740, 2010.
[27] Chung-Yi Li, Chih-Wen Lu, Hao-Tsun Chao, Chin Hsia," A 10-Bit Area-Efficient SAR ADC with Re-usable Capacitive Array," in Anti-Counterfeiting, Security and Identification (ASID), 2012 IEEE International Conference on, 2012.
[28] C. Yanfei, et al., "A 9b 100MS/s 1.46mW SAR ADC in 65nm CMOS," in Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian, 2009, pp. 145-148.
[29] C. You-Kuang, et al., "A 8-bit 500-KS/s low power SAR ADC for bio-medical
applications," in Solid-State Circuits Conference, 2007. ASSCC '07. IEEE Asian, 2007, pp. 228-231.
[30] B. Murmann. "ADC Performance Survey 1997-2012" Available: http://www.stanford.edu/~murmann/adcsurvey.html
[31] R. J. Baker, CMOS Circuit Design, Layout, and Simulation, Third ed., 2010.
[32] B. Razavi, Design of Analog CMOS Integrated Circuits, First ed. New York,2001.
[33] E. Culurciello and A. G. Andreou, "An 8-bit 800- μW 1.23-MS/s Successive Approximation ADC in SOI CMOS," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 53, pp. 858-861, 2006.

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊