1.本城和彥, “微波通訊半導體電路”, 全華出版社, 1996.
2.陳力源, “場效電晶體閘極下方植入非對稱氧化層之模擬分析”, 彰雲嘉大學校院聯盟學術研討會, 2012.
3.SILVACO International Inc, “ATLAS User’s Manual”, Santa Clara, CA, 2007.
4.B. Mack, M. Hermle, S. Philipps, A.W. Bett, “Simulation of the tunneling current in heavily doped PN-junctions,” Presented at the 21st European Photovoltaic Solar Energy Conference, September 4-8, 2006, Dresden,1DV.1.9.
5.王藜樺, “串接式太陽電池模擬研究”, 國立清華大學光電工程研究所碩士論文,民97.6.楊明儒, “半導體製程改良修正對太陽能電池與場效電晶體性能之影響與模擬” , 南台科技大學電子工程研究所博士論文,民101.7.C. A. Mead:“Schottky Barrier Gate Field Effect Transistor,” Proc. IEEE, 54, pp.307-308, 1966.
8.Donald A. Neamen 著/李世鴻,陳勝利譯, “半導體物理元件”, 臺北市/麥格羅希爾出版, 1998.
9.施敏, “半導體元件物理與製作技術”, 交大出版社, 2002.
10.S, M, Sze, “VLSI Technology”, Ch. 7 Ion-Implantation, p. 327.
11.K.Lehovec and R.Zuleeg:“Voltage-current characteristics of GaAs J-FET’s in the hot electron range,” Solid-state Electron. 13, pp1415-1426(1970).
12.W.Shockley:“A unipolar ‘field-effect’ transistor,” Proceedings of IRE,40.PP1365-1376(NOV,1952).
13.M. Heiblum, M. I. Nathan, and C. A. Chang, “Characteristics of AuGeNi Ohmic Contact to GaAs,” Solid State Electronics, Vol. 11,No.6, p.2505, 1993.