|
[1]J. Rajski, N. Tamarapalli and J. Tyszer, “Automated synthesis of phase shifters for built-in self-test applications” , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.19, Issue 10, pp.1175-1188, Oct. 2000. [2]G. Mrugalski, J. Rajski, and J. Tyszer, “Cellular automata-based test pattern generators with phase shifters” , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.19, Issue 8, pp.878-893, Aug. 2000. [3]L.J. Lipska and J. Sastoriza, “Boolean feedback functions for full-length nonlinear shift registers” , Journal of Telecommuncations and Informatiom, pp.28-30, Apr. 2004. [4]T. Moriyasu and S. Ohtake, “A Method of LFSR Seed Generation for Scan-Based BIST Using Constrained ATPG” , Proceedings of Complex, Intelligent, and Software Intensive Systems, Jul. 2013. [5]N. C. Lai and S. J. Wang “A reseeding technique for LFSR-based BIST application” , Proceedings of the 11th Asian Test Symposium, pp. 200-205, Nov. 2002. [6]B. Koenemann, “LFSR-coded test patterns for scan designs” , Proceedings of European Test Conference , pp.237-242, 1991. [7]S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, “Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers” , Proceedings of IEEE International Test Conference , pp.120-129, 1992. [8]W. C. Lien, K. J. Lee, T. Y. Hsieh and K. Chakrabarty, “A New LFSR Reseeding Scheme via Internal Response Feedback”, Proceedings of Asian Test Symposium, 2013. [9]S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman and B. Courtois, “Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers”, IEEE Transactions on Computer, Vol. 44, Issue. 2, pp. 223-233, Feb. 1995. [10]W. C. Lien, T. Y. Hsieh and K. J. Lee, “A Test-Per-Clock LFSR Reseeding Algorithm for Concurrent Reduction on Test Sequence Length and Test Data Volume”, Proceedings of Asia Test Symposium , pp.278-283, 2012. [11]E. Kalligeros, X. Kavousianos, D. Bakalis and D. Nikolos, “An efficient seeds selection method for LFSR-based test-per-clock BIST”, Proceedings of International Symposium on Quality Electronic Design, pp. 261-266, 2002. [12]http://cad_contest.cs.nctu.edu.tw/cad11/Problems/96/index.htm [13]http://www.eecs.berkeley.edu/~alanmi/abc/ [14]M. M. Mano, Digital design. 2001. [15]D. B. West, Introduction to Graph Theory. 1996.
|