|
[1]許明哲,先進微電子 3D-IC構裝,台北:五南圖書出版社,2011。 [2]唐經洲 ,3D IC設計簡介。20090612 成大 CAD,p.10。 [3]台灣電路板協會,Taiwan Printed Circuit Association。 [4]Novellus Fudan University International Interconnect Symposium data May 28, 2008。 [5]D. Schmauch, B. Kim, and T. Ritzdorf, “3D Packaging Enabled with Electrochemical Deposition Techniques from Varied Electronic Industry Segments,” Pan Pacific Microelectronics Symposium, January 2006。 [6]Dr. A. Uhlig。Atotech@Sematech Workshop San Diego/Ca pp.6 2008-09-26。 [7]Lutz Hofmann , Ramona Ecke , Stefan E. Schulz ,Thomas Gessner ,Center for Microtechnologies,“Investigations regarding Through Silicon Via filling for 3D integration by Periodic Pulse Reverse plating with and without additives” Chemnitz University Of Technology, D-09107 Chemnitz, Germany。 b Fraunhofer Research Institution for Electronic Nano Systems (ENAS), D-09126 Chemnitz, Germany 。 [8]EMC-3D European Technical Symposium Semitool,Inc.,June 25-29 2007。 [9]Rozalia Beica, Charles Sharbono, Tom Ritzdorf ,“Through Silicon Via Copper Electrodeposition for 3D Integration”Semitool, Inc.655 West Reserve Drive, Kalispell, MT 59901, USA。 [10]M. Jürgen Wolf, Thomas Dretschkow, Bernhard Wunderle, Nils Jürgensen, Gunter Engelmann, Oswin Ehrmann,Albrecht Uhlig, Bernd Michel, Herbert Reichl ,“High Aspect Ratio TSV Copper Filling with Different Seed Layers”Fraunhofer Institute for Reliability and Microintegration (IZM), Germany。
|