|
[1] R. Rajaraman et al., “SEAT-LA:A soft error analysis tool for combinational logic,” in Proc. VLSI Design, pp. 499-502, 2006. [2] K. Ramakrishnan et al., “Variation impact on SER of combinational circuits,” in Proc. Intl Symposium on Quality of Electronic Design (ISQED), pp.911-916, 2007. [3] M. Natasa et al., “Process Variability-Aware transient fault modeling and analysis,” in Proc. Intl Conference on Computer-Aided Design (ICCAD), pp. 685-690, 2008. [4] Austin C.-C. Chang et al. ”CASSER: A Closed-form Analysis Framework for Statistical Soft Error Rate,”in IEEE trans. Very Large Scale Integration (VLSI) Systems, vol. , pp. Oct. 2012. [5] G.C. Messenger, “Collection of charge on junction nodes from Ion Tracks,” in IEEE Trans. Nuclear Science, vol. 29, pp. 2024-2031, 1982. [6] P. Shivakumar et al., “Modeling the effect of technology trends on the soft error rate of combinational logic,” in Proc. Dependable Systems and Networks (DSN), pp. 389-398, 2002. [7] Z. Ming et al., “A soft error rate analysis (SERA) methodology,” in Proc. Intl Conference on Computer-Aided Design (ICCAD), pp. 111-118, 2004. [8] M. Bagatin et al. “Factors impacting the temperature dependence of soft errors in commercial SRAMs,” Radiation and Its Effects on Components and Systems (RADECS), European Conference, pp. 100-106, 2008. [9] S. Chen et al. “Temperature dependence of digital SET pulse width in bulk and SOI technologies,” in IEEE Trans. Nuclear Science, vol. 55, no. 6, pp. 2914-2920, 2008. [10] J. Matthew et al. “Temperature Dependence of Digital Single-Event Transients in Bulk and Fully-Depleted SOI Technologies,” in IEEE Trans. Nuclear Science, vol. 5. 6, no. 6, pp. 3115-3121, 2009. [11] J. Matthew et al. “The effect of elevated temperature on digital single event transient pulse widths in a bulk CMOS technology,” Reliability Physics Symposium, IEEE International, pp. 170-173, 2009. [12] J. Matthew et al. “Single-event transient measurements in nMOS and pMOS transistors in a 65-nm bulk CMOS technology at elevated temperatures,” in IEEE Trans. Device and Materials Reliability, vol. 11, no. 1, pp. 179-186, 2011. [13] P.-Y. Huang et al. “Full-chip thermal analysis for the early design stage via generalized integral transforms,” in IEEE Trans. Very Large Scale Integration (VLSI) Systems,vol. 17, no. 5, pp. 613-626, 2009. [14] Y. Yang et al., “ISAC: Integrated Space and Time Adaptive Chip-Package Thermal Analysis,” in IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 1, pp. 86-99, 2007. [15] NANGATE. [Online]. www.nangate.com [16] P. Shivakumar et al., “Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic,” in Proc. Dependable Systems and Networks (DSN), pp. 389 - 398, 2002. [17] B. Zhang et al., “FASER: Fast Analysis of Soft Error Susceptibility for Cell-Based Designs,” in Proc. Intl Symposium on Quality Electronic Design (ISQED), pp. 755-760, 2006. [18] M. Zhang et al., “Soft-Error-Rate-Analysis (SERA) Methodology,” in IEEE Trans. on Computer Aided Design (TCAD), vol. 25, no.10, pp. 2140 - 2155, 2006. [19] S. Krishnaswamy et al., “On the role of timingmasking in reliable logic circuit design,” in Proc. Design Automation Conf.(DAC), pp. 924-929, Jul. 2008. [20] C. E. Clark, “The greatest of finite set of random variables,” in Operation Research, pp. 145-162, March-April 1961. [21] M. Cain, “The moment-generating function of the minimum of bivariate normal random variables,” in The American Statistician, vol. 48, pp. 124- 125, May 1994. [22] C. Visweswariah et al., “First-Order Incremental Block-Based Statistical Timing Analysis,” in Proc. Design Automation Conf. (DAC), pp. 331 - 336, 2004. [23] H.K. Peng et al., “On Soft Error Rate Analysis of Scaled CMOS Designs - A Statistical Perspective,” in Proc. Intl Conf. on Computer-Aided Design (ICCAD), pp. 157 - 163, 2009 [24] L.J. Bainet al., “Introduction to Probability and Mathematical Statistics,” 2nd ed, 2000. [25] N. Miskov-Zivanov et al., “MARS-C: modeling and reduction of soft errors in combinational circuits,” Proc. Design Automation Conf. (DAC), pp. 767-772,Jul. 2006
|