|
[1] Serial Workgroup, “Serial SATA II︰Electrical Specification, Revision 1.0,” May, 2004
[2] K.-H. Cheng, C.-L. Hung, C.-H. Chang, Y.-L. Lo, W.-B. Yang , and J.-W. Miaw, "A Spread-Spectrum Clock Generator Using Fractional-N PLL Controlled Delta-Sigma Modulator for Serial-ATA III," IEEE Design and Diagnostics of Electronic Circuits and Systems DDECS,pp.1-4,April.2008
[3] H.-H. Chang, I.-H. Hua, and S.-I. Liu, "A spread-spectrum clock generator with triangular modulation," IEEE J. Solid-State Circuits, vol.38, no.4, Apr .2003
[4] J. Kim and P. Jun, "Dithered timing spread spectrum clock generation for reduction of electromagnetic radiated emission from high-speed digital system," IEEE Inter. Symposium on Electromagnetic Compatibility, Aug. 2002
[5] M. Kokubo, T. Kawamoto, T. Oshima, T. Noto, M. Suzuki, S. Suzuki, T. Hayasaka, T. Takahashi, and J. Kasai, "Spread-spectrum clock generator for serial ATA using fractional PLL controlled by ΔΣ modulator with level shifter," IEEE Inter. Solid-State Circuits Conference Digest of Technical Papers. Feb. 2005
[6] S.E. Meninger and M.H. Perrott, "A fractional- N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise," IEEE Trans. Circuits Syst. II, vol.50, no.11, Nov. 2003
[7] C.-H. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol.36, no.5, May 2001
[8] J.P. Hein and J.W. Scott, "z-domain model for discrete-time PLL's," IEEE Trans. Circuits Syst., vol.35 , Nov 1988
[9] S.D. Vamvakos, V. Stojanovic, and B. Nikolic, "Discrete-Time, Linear Periodically Time-Variant Phase-Locked Loop Model for Jitter Analysis," IEEE Trans. Circuits Syst. I, Circuits and Systems I, Reg. Papers, vol.58, no.6, June 2011
[10] S. Levantino, L. Collamati, C. Samori, and A.L. Lacaita, "Folding of Phase Noise Spectra in Charge-Pump Phase-Locked Loops Induced by Frequency Division," IEEE Trans. Circuits Syst. II, Express Briefs, vol.57, no.9, Sept. 2010
[11] P.K. Hanumolu, M. Brownlee, K. Mayaram, and U. K. Moon, "Analysis of charge-pump phase-locked loops," IEEE Trans. Circuits Syst. I, Regular Papers, vol.51, no.9, pp.1665-1674, Sept. 2004
[12] R. Saraswat, U. Zillmann, S. Supriyanto, G. Droege, and U. Bretthauer, "Programmable spread spectrum clock generation based on successive phase selection technique," IEEE Inter. Symposium on Circuits and Systems, May 2008
[13] K.-H. Cheng, C.-L. Hung, and C.-H. Chang, "A 0.77 ps RMS Jitter 6-GHz Spread-Spectrum Clock Generator Using a Compensated Phase-Rotating Technique," IEEE J. Solid-State Circuits , vol.46, no.5, pp.1198-1213, May 2011
[14] Y.-H. Kao, and Y.-B. Hsieh, "A Low-Power and High-Precision Spread Spectrum Clock Generator for Serial Advanced Technology Attachment Applications Using Two-Point Modulation," IEEE Trans. Electromagnetic Compatibility, vol.51, no.2, pp.245-254, May 2009
[15] Y.-C. Yang, S.-A. Yu, Y.-H. Liu, T. Wang, and S.-S. Lu, "A Quantization Noise Suppression Technique for Fractional- Frequency Synthesizers," IEEE J. Solid-State Circuits, vol.41, no.11, pp.2500-2511, Nov. 2006
[16] J. Jin, X. Liu, T. Mo, and J. Zhou, "Quantization Noise Suppression in Fractional- PLLs Utilizing Glitch-Free Phase Switching Multi-Modulus Frequency Divider," IEEE Trans. Circuits Syst. I, Regular Papers , vol.59, no.5, pp.926,937, May 2012
[17] L. Lu, Z. Gong, Y. Liao, H. Min, and Z. Tang, "A 975-to-1960MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners," IEEE Inter. Solid-State Circuits Conference Digest of Technical Papers, Feb. 2009
[18] S. Levantino, L. Romano, S. Pellerano, C. Samori, and A.L. Lacaita, "Phase noise in digital frequency dividers," IEEE J. Solid-State Circuits,vol.39, no.5, pp.775-784, May 2004
[19] E. Hegazi and A.A. Abidi, "Varactor characteristics, oscillator tuning curves, and AM-FM conversion," IEEE J. Solid-State Circuits, vol.38, no.6, pp.1033-1039, June 2003
[20] T.-H. Lin, C.-L. Ti, and Y.-H. Liu, "Dynamic Current-Matching Charge Pump and Gated-Offset Linearization Technique for Delta-Sigma Fractional- PLLs," IEEE Trans. Circuits Syst. I, Regular Papers, vol.56, no.5, pp.877-885, May 2009
[21] F. Herzel, S.A. Osmany, and J.C. Scheytt, "Analytical Phase-Noise Modeling and Charge Pump Optimization for Fractional- PLLs," IEEE Trans. Circuits Syst. I, Regular Papers, vol.57, no.8, pp.1914,1924, Aug. 2010
[22] J. Lan, Z. Gao, Y. Wang, L. Liu, and R. Li, "Improve the dynamic matching of the source-switching charge pump for high-performance phase-locked loops," IEEE International Conference on Solid-State and Integrated Circuit Technology, pp.448-450, Nov. 2010
[23] H. Arora,N. Klemmer, J.C. Morizio, P.D. Wolf, "Enhanced phase noise modeling of fractional-N frequency synthesizers," IEEE Trans. Circuits Syst. I, Regular Papers, vol.52, no.2, pp.379-395, Feb. 2005
[24] S. Kim, K. Lee, Y. Moon, D.-K. Jeong, Y. Choi, and H.-K. Lim, "A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL," IEEE J. Solid-State Circuits, vol.32, no.5, pp.691-700, May 1997
[25] J.-R. Yuan and C. Svensson, "Fast CMOS nonbinary divider and counter," Electronics Letters , vol.29, no.13, pp.1222-1223, 24 June 1993
[26] H.-R. Lee, O. Kim, G. Ahn, and D.-K. Jeong, "A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18μm CMOS," IEEE Inter. Solid-State Circuits Conference Digest of Technical Papers, Feb. 2005
[27] M. Song, S. Ahn, I. Jung, Y. Kim, and C. Kim, "A 1.5 GHz spread spectrum clock generator with a 5000ppm piecewise linear modulation," IEEE Custom Integrated Circuits Conference pp.455-458, Sept. 2008
[28] S.-Y. Lin and S.-I. Liu , "A 1.5 GHz All-Digital Spread-Spectrum Clock Generator," IEEE J. Solid-State Circuits, vol.44, no.11, pp.3111-3119, Nov. 2009
[29] F. Pareschi, G. Setti, and R. Rovatti, "A 3-GHz Serial ATA Spread-Spectrum Clock Generator Employing a Chaotic PAM Modulation," IEEE Trans. Circuits Syst. I, Regular Papers, vol.57, no.10, pp.2577-2587, Oct. 2010
|