|
[1]S.-I. Liu, “Design and Realization of CMOS RF Frequency Synthesizer,” Master Thesis, 2001. [2]A. L. Lacaita, S. Levantino and C. Samori, “Integrated Frequency Synthesizers for Wireless Systems,” Cambridge University Pres, 2007. [3]A. Mohammadi, A. Ayatollahi, A. Abrishamifar and A. Beygi, “Frequency Synthesizer Settling Time and Phase Noise Issues For WLAN Transceiver Application in IEEE 802.11n Standard,” Int. ICEE '07 Conf., no. 4, pp.1–5, Apr. 2007. [4]P. J. Shie, “UWB RF Receiver Front-end Chip Design with On-Chip Transformer Circuit,” Master Thesis, 2008. [5]H. Bellescize, “La reception synchrone,” L’onde electrique, vol. 11, no. 5, pp.225–240, May 1932. [6]H. J. Finden, “The Frequency Synthesizer,” IEEE J. Part III, vol. 90, no. 5, pp.165-80, May. 1943. [7]M. Kozak and I. Kale, “A Pipelined Noise Shaping Coder for Fractional-N Frequency Synthesis,” IEEE Trans. Instrum. Meas., vol. 50, no. 10, pp. 1154–1161, Oct. 2001. [8]Keliu Shu Edgar Sanchez-Sinencio, “CMOS PLL Synthesizers: Analysis and Design,” New York, N.Y., Springer, 2005. [9]A. Hajimiri and T. H. Lee, “A General Theory of Phase Noise in Electrical Oscillators,” IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179–194, Feb. 1998. [10]W.-H. Chen, W.-F. Loke and B. Jung, “A 0.5-V, 440-μW Frequency Synthesizer for Implantable Medical Devices,” IEEE J. Solid-State Circuits, vol. 47, no. 8, pp. 1896–1907, Aug. 2012. [11]S. Bazarjani and W. Snelgrove, “Low Voltage SC Circuit Design with Low-Vt MOSFETs,” IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 2, pp. 1021–1024, Apr. 1995. [12]T. Ohguro et al., “0.18 μm Low Voltage/Low Power RF CMOS with Zero Vth Analog MOSFETs Made by Undoped Epitaxial Channel Technique,” Int. Electron Devices Meeting (IEDM), pp.837–840, Dec. 1997. [13]A. Jimenez-P, F. de la Hidalga-W, and M. Deen, “Modelling of the Dynamic Threshold MOSFET,” IEE Circuits, Devices and Syst., vol. 152, no. 5, pp. 502–508, Oct. 2005. [14]P. Park, D. Park and S. Cho, “A 2.4 GHz Fractional-N Frequency Synthesizer with High-OSR ΔΣ Modulator and Nested PLL,” IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2433–2443, Oct. 2012. [15]T. Riley, M. Copeland, and T. Kwasniewski, “Delta-Sigma Modulation in Fractional-N Frequency Synthesis,” IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553–559, May 1993. [16]D. Park and S. Cho, “A 14.2 mW 2.55-to-3 GHz Cascaded PLL with Reference Injection and 800 MHz Delta-Sigma Modulator in 0.13 um CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 12 , pp. 2989–2998, Dec. 2012. [17]D. Cai, H. Fu, J. Ren, W. Li, N. Li, H. Yu, and K. S. Yeo, “A Dividerless PLL with Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter,” IEEE Trans. Circuits Syst. I, vol. 60, no. 1, pp. 37–50, Jan. 2013. [18]X. Gao, E. Klumperink, M. Bohsali, and B. Nauta, “A Low Noise Subsampling PLL in Which Divider Noise Is Eliminated and PD/CP Noise Is Not Multiplied by N2 ,” IEEE J. Solid-State Circuits, vol. 44, pp. 3253–3263, Dec. 2009. [19]A. Shahani et al., “Low-Power Dividerless Frequency Synthesis using Aperture Phase Detector,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2232–2239, Dec. 1998. [20]X. Gao, E. Klumperink, G. Socci, M. Bohsali, and B. Nauta, “Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 2, pp. 117–121, Feb. 2009. [21]C. S. Vaucher, “Architectures for RF Frequency Synthesizers,” Norwell, MA: Kluwer, 2002. [22]B. Razavi, “Design of Analog CMOS Integrated Circuits,” New York, NY: McGraw Hill, International Edition, 2001. [23]H. Zhang, G. Chen and N. Li, “A 2.4-GHz Linear-Tuning CMOS LC Voltage-Controlled Oscillator,” Proceedings of the ASP-DAC, vol. 2, no. 1, pp. 799–802, Jan. 2005. [24]A. Hajimiri and T. H. Lee, “Design Issues in CMOS Differential LC Oscillators,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp.717–724, May. 1999. [25]S. Levantino, et. al., “Frequency Dependence on Bias Current in 5-GHz CMOS VCOs: Impact on Tuning Range and Flicker Noise Up conversion,” IEEE J. Solid-State Circuits, vol. 37, no. 8, pp.1003–1011, Aug. 2002. [26]M. Tiebout, “Low-Power Low-Phase-Noise Differentially Tuned Quadrature VCO Design in Standard CMOS,” IEEE J. Solid-State Circuits, vol. 36, no. 11, pp.1018–1024, July 2001. [27]A. Goel, and H. Hashemi, “Frequency Switching in Dual-Resonance Oscillators,” IEEE J. Solid-State Circuits, vol. 42, no. 3, pp.571–582, Mar. 2007. [28]C.-T. Kuo, J.-Y. Chang, and S.-I. Liu, “A Spur-Reduction Technique for 5-GHz Frequency Synthesizer,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 3, pp.526–533, Mar. 2006. [29]A. Kral, F. Behbahani, and A. A. Abidi, “RF-CMOS Oscillators with Switched Tuning,” IEEE Custom IC Conference, no. 5, pp. 555–558, May. 1998. [30]Z. Li and K. K. O., “A 1-V Low Phase Noise Multi-Band CMOS Voltage-Controlled Oscillator with Switched Inductors and Capacitors,” IEEE RFIC Symposium, no. 6, pp.467–470, June 2004. [31]W. Rhee, “Design of High-Performance CMOS Charge Pump in Phase-Locked Loops,” IEEE International Symposium on Circuits and Ststems, pp. 545–548, June 1999. [32]H.-I. Lee, et. al., “A ΣΔ Fractional-N Frequency Synthesizer Using a Wide-band Integrated VCO and a Fast AFC Technique for GSM/GPRS/WCDMA Application,” IEEE J. Solid-State Circuits, vol. 39, no. 7, pp.1164–1169, July 2004. [33]W. Rhee, B.-S. Song, and A. Ali, “A 1.1-GHz CMOS Fractional-N Frequency Synthesizer with a 3-bit Third-Order ΔΣ Modulator,” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp.1453–1460, Oct. 2000. [34]T. Morie, et. al., “A -90dBc@10kHz Phase Noise Fractional-N Frequency Synthesizer with Accurate Loop Bandwidth Control Circuit,” IEEE Symposium on VLSI Circuits Digest of Technical Papers, pp. 52–55, June 2005. [35]B. Razavi, “RF Microelectronics”, Prentice Hall, NY, 1998. [36]S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, “A Family of Low-Power Truly Modular Programmable Dividers in Standard 0.35-?慆 CMOS Technology,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp.1039–1045, July 2000. [37]Y.-C. Yang, S.-A. Yu, Y.-H. Liu, T. Wang, and S.-S. Lu, “A Quantization Noise Suppression Technique for ΔΣ Fractional-N Frequency Synthesizers,” IEEE J. Solid-State Circuits, vol. 41, no. 11, pp.2500–2511, Nov. 2006. [38]S. B. Sleiman, J. G. Atallah, S. Rodriguez, A. Rusu, and M. Ismail, “Wide-Division-Range High-Speed Fully Programmable Frequency Divider,” IEEE Workshop Circuits Syst. TAISA Conf., pp. 17-20, June 2008. [39]C.-S. Lin, T.-H. Chien, and C.-L. Wey, “A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 9, pp. 550–554, Sep. 2011. [40]J. Yuan and C. Svensson, “High-Speed CMOS Circuit Technique,” IEEE J. Solid-State Circuits, vol. 24, no. 2, pp.62–70, Feb. 1989. [41]K. Woo, Y. Liu, E. Nam and D. Ham, “Fast-Lock Hybrid PLL Combining Fractional-N and Integer Modes of Differing Bandwidths,” IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 379–389, Feb. 2008. [42]T. A. D. Riley, M. A. Copeland and T. A. Kwasniewski, “Delta-Sigma Modulation in Fractional-N Frequency Synthesis, ” IEEE J. Solid-State Circuits, vol. 28, no. 5, pp. 553–559, May. 1993. [43]T.-H. Lin, C.-L. Ti, and Y.-H. Liu, “Dynamic current-matching charge pump and gated-offset linearization technique for delta-sigma fractional-N PLLs,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 5, pp. 877–885, May 2009. [44]F. M. Gardner, “Charge-Pump Phase-Locked Loops,” IEEE Trans. On Communications, vol. 28, no. 11, pp. 1849–1858, Nov. 1980. [45]W. O. Keese, An analysis and performance evaluation of a passive filter design technique for charge pump phase-locked loops, National Semiconductor Application Note, May. 1996. [46]S.-A Yu, P. Kinget, “A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation,” IEEE J. solid-state circuits, vol. 44, no.9, pp. 2411–2425, Sep. 2009. [47]C.-T. Lu, H.-H. Hsieh, L.-H. Lu, “A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 4, pp. 793–802, April 2010. [48]B. Zhang, P. E. Allen and J. M. Huard, “A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25-μm CMOS,” IEEE J. solid-state circuits, vol. 38, no. 6, pp. 855–865, June 2003. [49]J.-F. Huang, W.-C. Lai, Y.-J. Lin, “Chip design of 5.1~6 GHz colpitts QVCO for WIMAX,” IEEE Inter. Conf. on Control Engineering and Communication Technology(ICCECT), pp. 715–718, Dec. 2012. [50]J. N. Soares, Jr. and W. A. M. V. Noije, “A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC),” IEEE J. solid-state circuits, vol. 34, no. 1, pp. 97–102, Jan. 1999. [51]S. Shekhar, D. Gangopadhyay, E.-C Woo, and D.J. Allstot, “A 2.4-GHz extended-range type-I ΣΔ fractional-N synthesizer with 1.8-MHz loop bandwith and -110-dBc/Hz phase noise,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 8, pp. 472–476, Aug. 2011. [52]K. J. Wang, A. Swamainathan and I. Galton, “Spurious tone suppression techniques applied to a wide-bandwidth 2.4 GHz Fractional-N PLL,” IEEE J. Solid-State Circuits, vol. 43, no. 12, pp.2787–2797, Dec. 2008. [53]H. Hedayati, W. Khalil and B. Bakkaloglu, “A 1 MHz Bandwidth, 6 GHz 0.18 ?慆 CMOS Type-I?n???nFractional-N Frequency Synthesizer for WiMAX Applications,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp.3244–3252, Dec. 2009. [54]K.-H. Cheng, Y.-C. Tsai, Y.-L. Lo, “A 0.5-V 0.4-2.24 GHz inductorless phase-locked loop in a system-on-chip”, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 5, pp. 849–859, May 2011. [55]D. Z. Turker, S. P. Khatri and E. Sanchez-Sinencio, “A DCVSL delay cell for fast low power frequency synthesis applications,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 6, pp. 1225–1238, June 2011. [56]T.-W. Liao, C.-M. Chen, J.-R. Su and C.-C. Hung, “Random pulsewidth matching frequency synthesizer with sub-sampling charge pump,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 59, no. 12, pp. 2815–2824, Dec. 2012. [57]T.-W. Liao, J.-R. Su and C.-C. Hung, “Spur-reduction frequency synthesizer exploiting randomly selected PFD,” IEEE Trans. Very Large Scale Integration Systems, vol. 21, no. 3, pp. 589–592, Mar. 2013. [58]Y.-C. Huang and S.-I. Liu, “A 2.4 GHz subharmonically injection-locked PLL with self-calibrated injection timing,” IEEE J. Solid-State Circuits, vol. 48, no. 2, pp.417–428, Feb. 2013. [59]Y.-J. E. Chen, Y.-J. Lee, and Y.-H. Yu, “Investigation of polysilicon thin-film transistor technology for RF applications,” IEEE Trans. Microw. Theory Tech., vol. 58, no. 12, pp. 3444–3451, Dec. 2010. [60]Y.-W. Chen, Y.-H. Yu and Y.-J. Emery Chen, “A 0.18-μm CMOS Dual-Band Frequency Synthesizer with Spur Reduction Calibration,” IEEE Microw. Wireless Compon. Lett., vol. 23, no. 10, pp. 551–553, Oct. 2013. [61]T.-H. and W. J. Kaiser, “A 900-MHz 2.5 mA CMOS frequency synthesizer with an automatic SC tuning loop,” IEEE Journal of solid-state circuits, vol. 36, no. 3, pp. 424–431, Mar. 2001. [62]B. Zhao, Y. Lian and H. Yang, “A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 5, pp. 1188-1199, May 2013.
|