|
[1] P. Spindler, U. Schlichtmann, and F. M. Johannes, “Kraftwerk2: A Fast Force-Directed Quadratic Placement Approach Using An Accurate Net Model,” in Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 27, no. 8, pages1398–1411, August 2008. [2] J. R. Shewchuk. An Introduction to the Conjugate Gradient Method Without the Agonizing Pain. Technical Report CMU-CS-94-125, School of Computer Science, Carnegie Mellon University, Pittsburgh, Pennsylvania, March 1994. [3] M.-C. Kim, D.-J. Lee, I. L. Markov, “SimPL: An Effective Placement Algorithm,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 649–656, November 2010. [4] J. Z. Yan, C. Chu, and W. K. Mak, “Safechoice: A Novel Approach to Hypergraph Clustering for Wirelength-Driven Placement,” in Proceedings of IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems (TCAD), vol. 30, no. 7, pages 1020–1033, July 2011. [5] N. Viswanathan and C. C.-N. Chu, “Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 24, no. 5, pages 722–733, May 2005. [6] X. He, T. Huang, L. Xiao, H. Tian, G. Cui, and E. Young, “Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 74–79, November 2011. [7] C. Deng, Y. Cai, and Q. Zhou, “A Register Clustering Algorithm for Low Power Clock Tree Synthesis,” in Proceedings of IEEE international Symposium on Circuit and System(ISCAS), pages 389-392, June 2014 [8] Y. Wang, Q. Zhou, X. Hong, Y. Cai, “Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building,” in Proceedings of IEEE International Symposium on Circuits and System(ISCAS), pages 2040-2043, May 2007 [9] D.-J. Lee, I. L. Markov, “Obstacle-Aware Clock-tree Shaping during Placement”, in Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) vol.31, no. 2, pages 205-216, February 2012 [10] R. S. Tsay, “Exact Zero Skew,” in Proceeding of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 336–339, November 1991. [11] Y. Cheon, P.-H. Ho, A. B. Kahng†, S. Reda, Q. Wang, “Power-Aware Placement,” in Proceedings of IEEE/ACM Design Automation Conference (DAC), pages 795-800, June 2005. [12] C. Chu. Chapter 11: Placement. In Electronic Design Automation: Synthesis, Verification, and Test, L.-T. Wang, Y.-W. Chang and K.-T. Cheng, Editors, Elsevier, 2009. [13] C. Sechen and A. L. Sangiovanni-Vincentelli. “Timberwolf 3.2: A New Standard Cell Placement and Global Routing Package,” in Proceedings of IEEE/ACM Design Automation Conference (DAC), pages 432–439, June 1986. [14] M. Wang, X. Yang, and M. Sarrafzadeh. “Dragon2000: Standard-Cell Placement Tool for Large Industry Circuits,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 260–263, November 2000. [15] A. R. Agnihorti, S. Ono, C. Li, M. C. Yildiz, A. Khathate, C.-K. Koh, and P. H. Madden, “Mixed Block Placement via Fractional Cut Recursive Bisection,” in Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 24, no. 5, pages 748–761, May 2005. [16] J. A. Roy, D. A. Papa, S. N. Adya, H. H. Chan, A. N. Ng, J. F. Lu, and I. L. Markov, “Capo: Robust and Scalable Open-Source Min-Cut Floorplacer,” in Proceedings of ACM International Symposium on Physical Design (ISPD), pages 224–226, April 2005. [17] Z.-W. Jiang, B.-Y. Su, and Y.-W. Chang, “Routability-Driven Analytical Placement by Net Overlapping Removal for Large-Scale Mixed-Size Designs,” in Proceedings of IEEE/ACM Design Automation Conference (DAC), pages 167–172, June 2008. [18] M.-K. Hsu, S. Chou, T.-H. Lin, and Y.-W. Chang, “Routability-Driven Analytical Placement for Mixed-Size Circuit Designs,” in Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 80–84, November 2011. [19] J. Cong, T. Chan, J. Shinnerl, K. Sze and M. Xie, “mPL6: Enhanced Multilevel Mixed-size Placement,” in Proceedings of ACM International Symposium on Physical Design (ISPD), pages 212–214, April 2006. [20] J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich, “Gordian: VLSI Placement by Quadratic Programming and Slicing Optimization,” in Proceedings of IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems (TCAD), pages 356–365, March 1991. [21] U. Brenner and M. Struzyna, “Faster and Better Global Placement by A New Transportation Algorithm,” in Proceedings of IEEE/ACM Design Automation Conference (DAC), pages 591–596, June 2005. [22] G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. Kahng, “A Fast Hierarchical Quadratic Placement Algorithm,” in Proceedings of IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 25, no. 4, pages 678–691, April 2006. [23] N. Viswanathan, G.-J. Nam, C. J. Alpert, P. Villarrubia, H. Ren, and C. Chu, “RQL: Global Placement via Relaxed Quadratic Spreading and Linearization,” in Proceedings of IEEE/ACM Design Automation Conference (DAC), pages 453–458, June 2007. [24] X.-W. Shih, H.-C. Lee, K.-H. Ho and Y.-W. Chang, “High Variation-Tolerant Obstacle-Avoiding Clock Mesh Synthesis with Symmetrical Driving Trees,” in Proceeding of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pages 452–457, November 2010. [25] N. Viswanathan, C. Alpert, C. Sze, Z. Li, Y. Wei, “ICCAD-2012 CAD Contest in Design Hierarchy Aware Routability-Driven Placement and Benchmark Suite,” In Proc. ICCAD, pages 345-348, 2012. [26] M. C. Kim, N. Viswanathan, Z. Li, C. Alpert, “ICCAD-2013 CAD Contest in Placement Finishing and Benchmark Suite,” In Proc. ICCAD, pp. , 2013 [27] M.Donno, E. Macci, and L. Mazzoni, “Power-Aware Clock Tree Planning,” in Proceedings of ACM International Symposium on Physical Design (ISPD), pages 138-147, April 2004. [28] T.-H. Wu, “Design Hierarchy Aware Routability Driven Placement,” Master Thesis in NCTU, October 2012. [29] H.-H. Chu, “Clock Tree Synthesis with Buffer Insertion/Sizing,” Master Thesis in NCTU, September 2013.
|