(3.230.154.160) 您好!臺灣時間:2021/05/07 19:00
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:林俊瑋
研究生(外文):Chun-WeiLin
論文名稱:多核心OpenRISC系統之FPGA平台與除錯工具
論文名稱(外文):A FPGA-based Platform and Debugging Tools for Many-core OpenRISC System
指導教授:蘇文鈺蘇文鈺引用關係
指導教授(外文):Wen-Yu Su
學位類別:碩士
校院名稱:國立成功大學
系所名稱:資訊工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2016
畢業學年度:104
語文別:英文
論文頁數:32
中文關鍵詞:場域可程式化閘陣列開源處理器多核心平台
外文關鍵詞:FPGAOpenRISCMany-core
相關次數:
  • 被引用被引用:0
  • 點閱點閱:92
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
硬體層的行為對大部分的程式設計師而言就像是個黑箱,這將導致電路設計在開發或除錯上的困難,因此本篇論文提供一套基於FPGA的平台讓設計師在CPU執行期間能即時看到底層的硬體行為或訊號。
在本篇論文中,該平台分成軟體與硬體兩部分。在軟體部分我們定義若干APIs來管理硬體層的核心並即時接收硬體層的訊號;而硬體部分是在FPGA開發板上建構一套基於OpenRISC架構的多核心系統,並以mailbox的方式實現多核心間的資料傳輸。兩者透過USB介面做相連並根據我們定義的協定(Baton protocol)做資料交換。
雖然目前是以OpenRISC做CPU架構,但只要遵守我們定義的Baton protocol與Baton APIs,不管是CPU、記憶體,或是周邊設備都可以做替換。我們所提出的FPGA平台與工具提供了開發者在設計電路時的可變性與方便性。
For most programmers, the behavior of hardware level is like a black-box. It usually brings difficulties in developing and debugging circuit designs. Therefore, this work proposes a FPGA-based platform for observing the signal or behavior of hardware while execution.

In this thesis, the proposed platform is divided into 2 parts, hardware and software parts. In the software part, we defined several APIs to manage many cores on hardware level and observe the signals while execution in real-time. In the hardware part, on FPGA development board, we built a many-core system based on OpenRISC and used the mailbox method for communication among cores. The data transmission between hardware and software is through an USB interface which is requested to follow our defined protocol called Baton protocol.

Although we temporarily used OpenRISC as CPU in our current platform, the components of software and hardware parts (e.g. CPU, memory and peripherals) could be replaced in demand as long as they followed our defined Baton protocol and Baton APIs. The proposed platform and tools provide the flexibility and convenience for programmers in developing their circuit designs.
Chapter 1 INTRODUCTION 1
1.1 Motivation 1
1.2 Background 1
Many-core processor 1
OpenRISC 2
1.3 The Organization of This Thesis 3
Chapter 2 RELATED WORK 4
2.1 System level Software Simulation for Hardware Implementation and its Incremental Verification with Application to H.264 Main Profile Decoder 4
2.2 Versatile PC/FPGA Based Verification/Fast Prototyping Platform with Application to H.264/AVC 1-Frame Encoder 5
Chapter 3 PROPOSED PLATFORM 6
3.1 System Overview 6
FPGA development board 8
Baton API:Working on Linux 10.04 LTS 8
Application(With the graphical user interface) 9
3.2 Many-core system 9
Control Unit 10
4 cores (Each core contains the following modules.) 10
Data transmission among cores 10
Returned information from hardware 11
3.3 Baton API 13
List of Baton API 14
Baton protocol 14
Chapter 4 EXPERIMENTS AND RESULTS 19
4.1 Signals of CPU:Program counter & instruction 19
4.2 Signals of peripheral:UART TX data 19
4.3 Core communication 21
Mailbox 21
Shared memory 22
Chapter 5 CONCLUSION & FUTURE WORK 24
Reference 26
Appendix A 27
Appendix B 29
Appendix C 31

[1] OpenCores, http://opencores.org/
[2] Ching-Hsiang Chuang, System level Software Simulation for Hardware Implementation and its Incremental Verification with Application to H.264 Main Profile Decoder, master thesis, NCKU, 2007
[3] Yi-Li Lin, Versatile PC/FPGA Based Verification/Fast Prototyping Platform with Application to H.264/AVC 1-Frame Encoder, master thesis, NCKU, 2004
[4] Chun-Wei Lin, Baton Control Unit IP core specification
[5] Chun-Wei Lin, DDR3_BUS IP core specification
[6] Chun-Wei Lin, DDR3_Interface IP core specification
[7] OR1200 Rev 1, http://opencores.org/openrisc,file,b3IxMjAwLXJlbDEudGFyLmJ6Mg
[8] Chun-Wei Lin, External Interrupt Generator IP core specification
[9] Wishbone Bus Rev 2, http://opencores.org/download,wb_conmax
[10] OpenCores, UART 16550 IP core specification
[11] Chun-Wei Lin, ram_top IP core specification
連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔