|
[1]M. Bohr, “The Evolution of Scaling from the Homogeneous era to the Heterogeneous era”, in IEEE International Electron Devices Meeting (IEDM) , 2011, pp. 1-6. [2]T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B.McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson and M. Bohr, “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors”, in IEEE International Electron Devices Meeting (IEDM), 2003, pp. 978-981. [3]R. Granzner, S. Thiele, C. Schippel, and F. Schwierz,” Quantum Effects on the Gate Capacitance of Trigate SOI MOSFETs” IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 57, no. 12, pp.3231-3238, Dec. 2010. [4]H.-H. Shen, S.-L. Shen, C.-H. Yu, and P. Su, “Impact of Quantum Capacitance on Intrinsic Inversion Capacitance Characteristics and Inversion-Charge Loss for Multi-gate III–V-on-Insulator nMOSFETs”, IEEE TRANSACTIONS ON ELECTRON DEVICES, vol. 63, no. 1, pp. 339-344, Jan. 2016. [5]K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi,G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hattendorf, J. He#, J. Hicks , R. Huessner, D. Ingerly,P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz#, B. McIntyre, P. Moon, J. Neirynck, S. Pae,C. Parker, D. Parsons, C. Prasad#, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren°, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, K. Zawadzki “A 45nm Logic Technology with High-k+Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free Packaging”, in IEEE International Electron Devices Meeting (IEDM), 2007, pp. 247-250. [6]Retrieved July 5, 2016, from http://www.ioffe.ru/SVA/NSM/Semicond/ [7]T. Mimula, “The Early History of the High Electron Mobility Transistor(HEMT)”, in IEEE Transactions on Microwave Theory and Techniques, vol. 50, no. 3, pp. 780-782 ,Mar. 2002. [8]J. A. del Alamo, D. Antoniadis, A. Guo1, D.-H. Kim, T.-W. Kim, J. Lin, W. Lu1, A. Vardi, and X. Zhao, “InGaAs MOSFETs for CMOS: Recent Advances in Process Technology”, in IEEE International Electron Devices Meeting (IEDM), 2013, pp. 24-27. [9]Peide D. Ye, Fundamentals of III-V Semiconductors MOSFETs, Springer New York, Jun. 2010. [10]É. O’Connor, B. Brennan, V. Djara, K. Cherkaoui, S. Monaghan, S. B. Newcomb, R. Contreras, M. Milojevic, G.Hughes, M. E. Pemble, R. M. Wallace, and P. K. Hurley, “A systematic study of (NH4)2S passivation (22%, 10%, 5%, or 1%) on the interface properties of the Al2O3/In0.53Ga0.47As/InP system for n-type and p-type In0.53Ga0.47As epitaxial layers”, J. Appl. Phys., vol. 109, no.024101, pp.1-10, 2011. [11]J. Valasek, “PIEZOELECTRIC AND ALLIED PHENOMENA IN ROCHELLE SALT”, American Physical Society, vol. XV, no.6, pp.537-538., 1920. [12]Youn Jung Park, In-sung Bae, Seok Ju Kang, Jiyoun Chang and Cheolmin Park, “Control of Thin Ferroelectric Polymer Films for Non-volatile Memory Applications”, IEEE Transactions on Dielectrics and Electrical Insulation, vol. 17, no. 4, Aug. 2010. [13]Kwang-Ho Kim, Jin-Ping Han,Soon-Won Jung, and Tso-Ping Ma, “Ferroelectric DRAM (FEDRAM) FET With Metal/SrBi¬Ta¬O9/SiN/Si Gate Structure”, IEEE ELECTRON DEVICE LETTERS, vol. 23, no. 2, Feb. 2002. [14]Shao Song Fu, Hao Yu, Xiao Ya Luo, Yu Long Jiang, and Guo Dong Zhu, “The Influence of Ultraviolet Irradiation on Polarization Fatigue in Ferroelectric Polymer Films”, IEEE ELECTRON DEVICE LETTERS, vol. 33, no. 1, Jan. 2012. [15]D. E. Fisch, N. E. Abt, F. N. Bens, W. D. Miller, T. Pramanik, W. Saiki, W.H. Shepherd, “Analysis of Thin Film Ferroelectric Aging”, IEEE, 28th Annual Proceedings on Reliability Physics Symposium, New Orleans, LA, USA, 27-29 Mar. 1990, pp. 237-242. [16]Karin M. Rabe, Charles H. Ahn, and Jen-Marc Triscone, Physics of Ferroelectrics, Springer Berlin Heidelberg, Jun. 2007. [17]S. Salahuddin and S. Datta, “Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices”, Nano Letters, vol. 8, no.2, pp. 405-410, 2008. [18]S. Salahuddin and S. Datta, “Can the subthreshold swing in a classical FET be lowered below 60mV/decade?”, in IEEE International Electron Devices Meeting (IEDM), 2008, pp. 693-696. [19]J. Tao, C. Z. Zhao, P. Taechakumput, M. Werner, S. Taulor, and P. R. Chalker, “Extrinsic and Intrinsic Frequency Dispersion of High-k Materials in Capacitance-Voltage Measurements”, Materials, vol.5, no.6, pp.1005-1032, 2012. [20]L. M. Terman, “An Investigation of Surface States at Silicon/Silicon Oxide Interface Employing Metal-Oxide-Silicon Diodes”, Solid-State Electronics, vol. 5, pp. 285-299, 1962. [21]A. Pacelli, A. L. Lacaita, S. Villa, and L. Perron, “Reliable Extraction of MOS Interface Traps from Low-Frequency CV Measurements”, IEEE ELECTRON DEVICE LETTERS, vol. 19, no. 5, May 1998. [22]R. Castagne, and A. Vapaille, “Apparent Interface State Density Introduced by the Spatial Fluctuations of Surface Potential in an M.O.S. Structure”, IEEE ELECTRONICS LETTERS , vol. 6, no. 22, pp.691-694, Oct. 1970. [23]E. H. Nicollian and A. Goetzberger, “MOS Conductance Technique for Measuring Surface State Parameters”, Appl. Phys. Lett., vol.7, no.8, pp.216-219, 1965. [24]International Technology Roadmap for Semiconductor(IRTS) [25]Adrian M. Ionescu, Luca De Michielis, Nilay Dagtekin, Giovanni Salvatore, Ji Cao, Alexandru Rusu, and Sebastian Bartsch, “Ultra low power: emerging devices and their benefits for Integrated Circuits”, in IEEE International Electron Devices Meeting (IEDM), 2011, pp. 378-381. [26]M. H. Lee, P.-G. Chen, C. Liu, K-Y. Chu, C.-C. Cheng, M.-J. Xie, S.-N. Liu, J.-W. Lee, S.-J. Huang, M.-H. Liao, M. Tang, K.-S. Li and M.-C. Chen, “Prospects for Ferroelectric HfZrOx FETs with Experimentally CET=0.98nm, SSfor=42mV/dec, SSrev=28mV/dec, Switch-OFF<0.2V, and Hysteresis-Free Strategies”, in IEEE International Electron Devices Meeting (IEDM), 2015, pp.616-619.
|